CY7C1215H データシートの表示（PDF） - Cypress Semiconductor
部品番号
コンポーネント説明
一致するリスト
CY7C1215H Datasheet PDF : 15 Pages
| |||
Switching Waveforms
Read Cycle Timing[16]
tCYC
CY7C1215H
CLK
ADSP
ADSC
ADDRESS
GW, BWE,
BW[A:D]
CE
ADV
OE
Data Out (Q)
tCH tCL
t
ADS
tADH
tADS tADH
tAS tAH
A1
A2
tWES tWEH
A3
Burst continued with
new base address
tCES tCEH
Deselect
cycle
tADVS tADVH
ADV
suspends
burst.
High-Z
tCLZ
tCO
tOEHZ
Q(A1)
tOEV
tCO
tOELZ
tDOH
Q(A2)
Q(A2 + 1)
Q(A2 + 2)
Q(A2 + 3)
Single READ
BURST READ
tCHZ
Q(A2)
Q(A2 + 1)
Burst wraps around
to its initial state
DON’T CARE
UNDEFINED
Note:
16. On this diagram, when CE is LOW, CE1 is LOW, CE2 is HIGH and CE3 is LOW. When CE is HIGH, CE1 is HIGH or CE2 is LOW or CE3 is HIGH.
Document #: 38-05666 Rev. *B
Page 10 of 15
[+] Feedback
Share Link: 