ADSP-2184NKCA-320 データシートの表示（PDF） - Analog Devices
部品番号
コンポーネント説明
一致するリスト
ADSP-2184NKCA-320 Datasheet PDF : 45 Pages
| |||
ADSP-218xN Series
• The RESET pin also can be used to terminate power-
down.
• Power-down acknowledge pin (PWDACK) indicates
when the processor has entered power-down.
Idle
When the ADSP-218xN is in the Idle Mode, the processor
waits indefinitely in a low-power state until an interrupt
occurs. When an unmasked interrupt occurs, it is serviced;
execution then continues with the instruction following the
IDLE instruction. In Idle mode IDMA, BDMA, and auto-
buffer cycle steals still occur.
Slow Idle
The IDLE instruction is enhanced on ADSP-218xN series
members to let the processor’s internal clock signal be
slowed, further reducing power consumption. The reduced
clock frequency, a programmable fraction of the normal
clock rate, is specified by a selectable divisor given in the
IDLE instruction.
The format of the instruction is:
IDLE (N);
where N = 16, 32, 64, or 128. This instruction keeps the
processor fully functional, but operating at the slower clock
rate. While it is in this state, the processor’s other internal
clock signals, such as SCLK, CLKOUT, and timer clock,
are reduced by the same ratio. The default form of the in-
struction, when no clock divisor is given, is the standard
IDLE instruction.
When the IDLE (n) instruction is used, it effectively slows
down the processor’s internal clock and thus its response
time to incoming interrupts. The one-cycle response time
of the standard idle state is increased by n, the clock divisor.
When an enabled interrupt is received, ADSP-218xN series
members remain in the idle state for up to a maximum of n
processor cycles (n = 16, 32, 64, or 128) before resuming
normal operation.
When the IDLE (n) instruction is used in systems that have
an externally generated serial clock (SCLK), the serial clock
rate may be faster than the processor’s reduced internal
clock rate. Under these conditions, interrupts must not be
generated at a faster rate than can be serviced, due to the
additional time the processor takes to come out of the idle
state (a maximum of n processor cycles).
SYSTEM INTERFACE
Figure 1 shows typical basic system configurations with the
ADSP-218xN series, two serial devices, a byte-wide
EPROM, and optional external program and data overlay
memories (mode-selectable). Programmable wait state gen-
eration allows the processor to connect easily to slow periph-
eral devices. ADSP-218xN series members also provide
four external interrupts and two serial ports or six external
interrupts and one serial port. Host Memory Mode allows
access to the full external data bus, but limits addressing to
a single address bit (A0). Through the use of external hard-
ware, additional system peripherals can be added in this
mode to generate and latch address signals.
1/2X CLOCK
OR
CRYSTAL
SERIAL
DEVICE
SERIAL
DEVICE
REV. 0
FULL MEMORY MODE
ADSP-218xN
CLKIN
XTAL
ADDR13–0 14
A13–0
FL0–2
D23–16 A0–A21
IRQ2/PF7
24
IRQE/PF4 DATA23–0
D15–8
DATA
BYTE
MEMORY
IRQL0/PF5
IRQL1/PF6
BMS
CS
WR
A10–0
MODE D/PF3
MODE C/PF2
MODE A/PF0
MODE B/PF1
SPORT1
SCLK1
RFS1 OR IRQ0
TFS1 OR IRQ1
DT1 OR FO
DR1 OR FI
SPORT0
RD
IOMS
DPMMSSInsert
CMS
systeDADm212333–––i008nterfAADDCaDDAAScDDTTeAARRdi2a(0Pg4ErI8O/MRaTOLVImWEPOESMHOCRPOEhAAL8RReAKCTAYrIYEOeLNSS)
PM SEGMENTS
TWO 8K
DM SEGMENTS
SCLK0
BR
RFS0
BG
TFS0
BGH
DT0
PWD
DR0
PWDACK
1/2X CLOCK
OR
CRYSTAL
SERIAL
DEVICE
SERIAL
DEVICE
SYSTEM
INTERFACE
OR
µCONTROLLER
HOST MEMORY MODE
ADSP-218xN
CLKIN
XTAL
FL0–2
1
A0
IRQ2/PF7
16
IRQE/PF4 DATA23–8
IRQL0/PF5
IRQL1/PF6
BMS
MODE D/PF3
WR
MODE C/PF2
MODE A/PF0
RD
MODE B/PF1
SPORT1
IOMS
SCLK1
RFS1 OR IRQ0
TFS1 OR IRQ1
DT1 OR FO
DR1 OR FI
PMS
SPORT0
SCLK0
RFS0
TFS0
DMS
CMS
BR
DT0
BG
DR0
BGH
IDMA PORT
PWD
IRD/D6
PWDACK
IWR/D7
IS/D4
IAL/D5
IACK/D3
IAD15-0
16
Figure 1. Basic System Interface
–9–
Share Link: 