datasheetbank_Logo
データシート検索エンジンとフリーデータシート

ACT3780QY410-T データシートの表示(PDF) - Active-Semi, Inc

部品番号
コンポーネント説明
一致するリスト
ACT3780QY410-T
ACTIVE-SEMI
Active-Semi, Inc ACTIVE-SEMI
ACT3780QY410-T Datasheet PDF : 18 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ACT3780
Rev 8, 09-Jul-13
PIN DESCRIPTIONS
PIN
1
2
3
4
5
6
13
7
8, 9
10
11
12
14
15
16
17
18, 19,
20
NAME
DESCRIPTION
nACOK
CHG_IN Status Output. nACOK is an open-drain which sinks current whenever VCHG_IN is
within it's valid operating range.
nBLV1
Battery Voltage level Monitor Output 1. Open-drain output that sinks current when asserted.
Connect a 10k or greater pull-up resistors between nBLV1 and a suitable voltage supply. See
Battery Voltage Level Indication Section for more information.
nBLV2
Battery Voltage level Monitor Output 2. Open-drain output that sinks current when asserted.
Connect a 10k or greater pull-up resistors between nBLV2 and a suitable voltage supply. See
Battery Voltage Level Indication Section for more information.
CHG_IN OVP Status Output. Open-drain output that sinks current whenever VCHG_IN is greater
nSTAT3 than OVP threshold 6.9V (typ) while battery is present. For a logic-level charge status indicator,
simply connect a 10k or greater pull-up resistor between nSTAT3 and a suitable voltage supply.
nSTAT1
Charge State Indicator. Open-drain output with an internal 6mA current limit, allowing this pin
to directly drive an indicator LED. For a logic-level charge status indicator, simply connect a
10k or greater pull-up resistor between nSTAT1 and a suitable voltage supply. See the
Charging Status Indication Section for more information.
nSTAT2
Charge State Indicator. Open-drain output with an internal 6mA current limit, allowing this pin
to directly drive an indicator LED. For a logic-level charge status indicator, simply connect a
10k or greater pull-up resistor between nSTAT2 and a suitable voltage supply. See the
Charging Status Indication Section for more information.
G
Ground.
CHG_IN
Power Input. Bypass to G with a high quality ceramic capacitor placed as close to the IC as
possible.
BAT
Battery Charger output. Connect this pin to the positive terminal of the battery. Bypass to G
with a high quality ceramic capacitor placed as close to the IC as possible.
Charging State Select Input. Drive CHGLEV to VSYS or to a logic high for high-current
CHGLEV charging mode or drive to G or a logic low for low-current charging mode. See the ACIN and
CHGLEV Inputs section for more information.
EN
EN Charger Enable Input. Drive to a logic high to enable IC, drive to a logic low to disable the
device and enter suspend mode.
ISET Charge Current Set Input. Connect a resistor from ISET to G to set the fast-charge current.
ACIN
AC Adaptor Detect Logic Input. Detects presence of a wall adaptor and automatically adjusts
the charge current to the maximum charge current level. See the ACIN and CHGLEV Inputs
section for more information.
TH
Temperature Sensing Input. Connect to battery thermistor terminal. See the Battery
Temperature Monitoring section for more information.
DCCC
Dynamic Control of Charging Current Set Input. Connect a resistor from DCCC to G to set the
DCCC voltage. See the Dynamic Charge Current Control section for more information.
BTR
Safety Timer Programming Input. Connect a resistor from BTR to G to set the safety timers. Do
not leave this pin floating. See the Charging Safety Timers Section for more information.
SYS
System Power Output. Bypass to G with a high quality ceramic capacitor placed as close to the
IC as possible.
EP Exposed Pad. Must be soldered to ground on the PCB.
Innovative PowerTM
-3-
Active-Semi ProprietaryFor Authorized Recipients and Customers
ActivePathTM is a trademark of Active-Semi.
www.active-semi.com
Copyright © 2013 Active-Semi, Inc.

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]