datasheetbank_Logo
データシート検索エンジンとフリーデータシート

BJ8P153 データシートの表示(PDF) - Unspecified

部品番号
コンポーネント説明
一致するリスト
BJ8P153 Datasheet PDF : 54 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
BJ8P508/153
OTP ROM
2. FEATURES
• 8-lead packages : BJ8P508; 14-lead packages:BJ8P153
• Operating voltage range : 2.3V~5.5V
• Available in temperature range: 0°C~70°C
• Operating frequency range (base on 2 clocks):
* Crystal mode: DC~20MHz at 5V, DC~8MHz at 3V, DC~4MHz at 2.3V.
* ERC mode: DC~4MHz at 5V, DC~4MHz at 3V, DC~4MHz at 2.3V.
• Low power consumption:
* less then 1.5 mA at 5V/4MHz
* typical of 15 A, at 3V/32KHz
* typical of 1A, during the sleep mode
• 1024 13 bits on chip ROM
• Built-in calibrated IRC oscillators (8MHz, 4MHz, 1MHz, 455KHz )
• Programmable prescaler of oscillator set-up time
• One security register to prevent the code in the OTP memory from intruding
• One configuration register to match the user’s requirements
• 328 bits on chip registers (SRAM, general purpose register)
• 2 bi-directional I/O ports
• 5 level stacks for subroutine nesting
• 8-bit real time clock/counter (TCC) with selective signal sources and trigger edges, and with overflow interrupt
• Power down mode (SLEEP mode)
• Three available interruptions
* TCC overflow interrupt
* Input-port status changed interrupt (wake up from the sleep mode)
* External interrupt
• Programmable free running watchdog timer
• 7 programmable pull-high I/O pins
• 7 programmable open-drain I/O pins
• 6 programmable pull-down I/O pins
• Two clocks per instruction cycle
• Package type: 8 pins SOP, PDIP
* 8 pin DIP 300mil: BJ8P508APJ
This specification is subject to change without prior notice.
4
6.17.2007 (V2.0)

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]