MSM7712 データシートの表示（PDF） - Oki Electric Industry

部品番号

コンポーネント説明

一致するリスト

MSM7712

Wireless LAN Baseband Controller

Oki Electric Industry 

–––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––––– s MSM7712 s

INTERFACE DESCRIPTIONS

Processor Interface

Most applications (e.g. PC add-in cards) require a local processor to handle the higher layers of the IEEE

802.11 protocol. The host computer typically runs a NDIS or ODI driver that communicates to the local

processor via shared memory and interrupts. The local processor performs the higher layers of the IEEE

802.11 MAC protocol while the MSM7712GS-K performs the lower layers of MAC and the PHY under

control of the local processor.

The MSM7712 can be configured to operate with 80C80 (V30) and 80C186 processor types. The processor

configuration P_CONF is determined from the level of the PD lines during the MSM7712 reset. Designers

should consult the appropriate processor datasheets and this section to understand how the processor

interface works.

No external circuitry is required between the processor and the MSM7712. Table 1 specifies the connec-

tion of various processor signals to the MSM7712.

Processor Options

MSM7712GS-K

P_CONF

PA[17:16]

PD[15:0]

PST2

PST1

PST0

PREAD

PUBE

PCLKOUT

PREADYN

PINTN

PRESETN

PCLK

80C86, V30 (Max mode)

1

A[17:16]

AD[15:0]

BS2

BS1

BS0

-

UBE

-

READY

INT

RESET

CLK

80C186

2

AD[17:16]

AD[15:0]

S2

S1

S0

-

BHE

CLKOUT

SRDY

INT0

RES

X1

The output signal PREADYN, PINTN, PRESETN are active low or high to suit the different processor

requirements

P_CONF option 1 provides an interface to the 80C86 or V30 processor. The processor must be set to max-

imum mode and a device with a 50% mark/space clock ratio at 16MHz and must be used (assuming a

CSCK of 32 MHz).

P_CONF option 2 provides an interface to the 80C186 processor family with a 32 Mhz oscillator input.

All other values of P_CONF are reserved and should not be used.

Oki Semiconductor

5

Share Link: