STV1602A データシートの表示（PDF） - STMicroelectronics

部品番号

コンポーネント説明

一致するリスト

STV1602A

SERIAL INTERFACE TRANSMISSION DECODER

STMicroelectronics 

STV1602A

Figure 12 : Equalizer Transformer Input Circuit

Figure 15 : AGC Time Constant

Serial

IN

26 AIX

75Ω STV1602A

25 AIY

In both input circuit configurations, a consideration

is required in a practical design to obtain a sufficient

return-loss (at least 15dB over a frequency range

of 5MHz to the bit rate frequency used). To achieve

this, it is effective to add a small inductance in

series with the 75Ω termination resistor. Figure 13

shows an implementation example.

Figure 13 : An example of technique to improve

the return-loss figure for the capaci-

tor coupling input case

1mm

Printed circuit inductance

Coaxial

Cable

R = 6mm

75

47pF

47pF

Terminator

(

Through-holeto a ground plane)

AIY

Pin 25

AIX

Pin 26

MON Pin (31)

Equalized signals can be observed at this pin by

connecting an oscilloscope input (50Ω).

Figure 14 : Equalized Waveforms Monitoring

MON 35

STV1602A 75Ω

GND 30

50Ω coaxial cable

To 50Ω input

oscilloscope

CX Pin (29) Equalizer AGC time constant

Connect a 10µF capacitor in serial with 2.2kΩ

resistor between this pin and GND in order to obtain

stable operation at all times. According to input

signals, voltage changes from -2V to -2.4V can

occur.

10µF/16V

2.2kΩ

29 CX

STV1602A

2. Digital input

The serial data input can be used without the

equalizer.

DIX (Pin 33) and DIY (Pin 34) are differential inputs

for ECL signals.

From these pins, input signals are differentially

amplified, therefore with no input signals, the data

detectionsignals could go High and erroneousdata

would be transferred to the parallel output.

To avoid this, a voltage level conforming to ECL

specifications must be applied between DIX and

DIY pins.

Also, while the analog input is in use, digital input

must be kept ”quiet” in order to avoid possible

errors caused by cross-talk. This cross-talk prob-

lem naturally gets most severe when the analog

input cable length is close to the limit of the trans-

mission capability.

3. Serial input selection

Selection of the serial input is performed by ADS

(Pin 32); when High the digital input is enabled; this

input can be used for very short transmission lines.

When Low, the equalizerinput is enabled;this input

must be used for long transmission lines.

4. PLL

In order to extract clock signals from the equalized

serial data, it is processed to generate edge signals

which are sent to the phase comparator.

When the PLL is locked, the identifier clock (D -

flipflop) will be in phase with the incoming clock.

The identifier clock rises at the center of the data

period for easy identification.

The PLL detailed block diagram is shown in Fig-

ure 16.

ESI is the VCO control input (Pin 37). Normally, the

phase comparator output ESO (Pin 1) is connected

to ESI.

Since the VCO employed has a very high sensitiv-

ity, those two nodes must be connected with a

shortest distance and a minimum area of conductor

15/22

Share Link: