QL80FC-PQ208I データシートの表示（PDF） - QuickLogic Corporation
部品番号
コンポーネント説明
一致するリスト
QL80FC-PQ208I Datasheet PDF : 21 Pages
| |||
QL80FC - QuickFCTM
QL80FC EXTERNAL DEVICE PINS
QL80FC External Device Pins
Type
IN
OUT
T/S
S/T/S
O/D
Description
Input. A standard input-only
signal.
Totem pole output. A standard
active output driver.
Tri-state. A bi-directional, tri-state
input/output pin.
Sustained Tri-state. An active low
tri-state signal driven by one PCI
agent at a time. It must be driven
high for at least one clock before
being disabled (set to Hi-Z). A pull-
up needs to be provided by the
PCI system central resource to
sustain the inactive state once the
active driver has released the sig-
nal.
Open Drain. Allows multiple
devices to share this pin as a
wired-or.
Pin/Bus
Name
VCC
VCCIO
GND
I/O
GLCK/I
ACLK/I
TDI/
RSI*
TDO/
RCO*
TCK
TMS
TRSTB/
RRO*
STM
Type
IN
IN
IN
T/S
IN
IN
IN
OUT
IN
IN
IN
IN
Function
Supply pin. Tie to 3.3V supply.
Supply pin for I/O. Set to 3.3V for
3.3V I/O, 5V for 5.0V compliant I/O.
Ground pin. Tie to GND on the PCB.
Programmable Input/Output/Tri-State/
Bi-directional Pin.
Programmable Global Network or
Input-only pin. Tie to VCC or GND if
unused.
Programmable Array Network or Input-
only pin. Tie to VCC or GND if unused.
JTAG Data In/Ram Init. Serial Data In.
Tie to VCC if unused. Connect to Serial
EPROM data for RAM init.
JTAG Data Out/Ram Init Clock. Leave
unconnected if unused. Connect to
Serial EPROM clock for RAM init.
JTAG Clock. Tie to GND if unused.
JTAG Test Mode Select. Tie to VCC if
unused.
JTAG Reset/RAM Init. Reset Out. Tie
to GND if unused. Connect to Serial
EPROM reset for RAM init.
QuickLogic Reserved pin. Tie to GND
on the PCB.
*See QuickNote 65 on the QuickLogic web site for
information on RAM initialization.
11
Share Link: 