datasheetbank_Logo
データシート検索エンジンとフリーデータシート

M37207EFSP データシートの表示(PDF) - Renesas Electronics

部品番号
コンポーネント説明
一致するリスト
M37207EFSP Datasheet PDF : 122 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MITSUBISHI MICROCOMPUTERS
M37207MF-XXXSP/FP, M37207M8-XXXSP
M37207EFSP/FP
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER for VOLTAGE SYNTHESIZER
and ON-SCREEN DISPLAY CONTROLLER
PIN DESCRIPTION
Pin
Name
VCC, VSS
Power source
Input/
Output
Functions
Apply voltage of 5 V ± 10 % (typical) to VCC and AVCC, and 0 V to VSS.
CNVSS
______
RESET
CNVSS
Reset input
Input
XIN
XOUT
P00–P07
Clock input
Clock output
I/O port P0
Input
Output
I/O
P10–P17
I/O port P1
I/O
P20–P27
I/O port P2
I/O
P30, P31
I/O port P3
P32/TIM2/
AD6,
P33/TIM3,
P34/INT1,
P35/AD1,
P36/INT2/
AD2
P40/SOUT2/
SDA3/XCIN,
P41/SCLK2/
SCL3/
XCOUT, P42/
SIN2/SDA2/
AD8,
_____
P43/SRDY2/
SCL2/AD7,
P44/SOUT1/
SDA1,
P45/SCLK1/
SCL1,
P46/SIN1/
PWM9,
_____
P47/SRDY1/
PWM8
I/O port P3
Analog input
External clock
input
External interrupt
input
I/O port P4
Serial I/O data
input/output
Serial I/O synchro-
nous clock input/
output
Serial I/O receive
enable signal output
Multi-master I2C-
BUS interface
Sub-clock input
Sub-clock output
Analog input
PWM output
I/O
I/O
Input
Input
Input
I/O
I/O
I/O
Output
I/O
Input
Output
Input
Output
Connected to VSS.
To enter the reset state, the reset input pin must be kept at a “L” for 2 ms or more (under
normal VCC conditions).
If more time is needed for the quartz-crystal oscillator to stabilize, this “L” condition should
be maintained for the required time.
This chip has an internal clock generating circuit. To control generating frequency, an
external ceramic resonator or a quartz-crystal oscillator is connected between pins XIN and
XOUT. If an external clock is used, the clock source should be connected to the XIN pin and
the XOUT pin should be left open.
Port P0 is an 8-bit I/O port with direction register allowing each I/O bit to be individually
programmed as input or output. At reset, this port is set to input mode. The output structure
is CMOS output. See notes at end of table for full details of port P0 functions.
Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The output
structure is CMOS output.
Port P2 is an 8-bit I/O port and has basically the same functions as port P0. The output
structure is CMOS output.
Ports P30, P31 are 2-bit I/O ports and have basically the same functions as port P0. The
output structure is CMOS output.
Ports P32–P36 are 5-bit I/O ports and have basically the same functions as port P0. The
output structure is N-channel open-drain output.
Pins P32, P35, P36 are also used as analog input pins AD6, AD1 and AD2 respectively.
Pins P32, P33 are also used as external clock input pins TIM2, TIM3 respectively.
Pins P34, P36 are also used as external interrupt input pins INT1, INT2.
Port P4 is an 8-bit I/O port and has basically the same functions as port P0. The output
structure is N-channel open-drain output.
Pins P40, P42, P44, P46 are also used as serial I/O data input/output pins SOUT2, SIN2,
SOUT1, SIN1 respectively. The output structure is N-channel open-drain output.
Pins P41, P45 are also used as serial I/O synchronous clock input/output pins SCLK2, SCLK1
respectively.
_____ _____
Pins P43, P47 are also used as serial I/O receive enable signal output pins SRDY2, SRDY1
respectively. The output structure is N-channel open-drain output.
Pins P40–P45 are also used as SDA3, SCL3, SDA2, SCL2, SDA1, SCL1 respectively
when multi-master I2C-BUS interface is used. The output structure is N-channel open-
drain output.
Pin P40 is also used as sub-clock input pin XCIN.
Pin P41 is also used as sub-clock output pin XCOUT. The output structure is N-channel
open-drain output.
Pins P42, P43 are also used as analog input pins AD8, AD7 respectively.
Pins P46, P47 are also used as PWM output pins PWM9, PWM8 respectively. The output
structure is N-channel open-drain output.
7

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]