PI6C180V データシートの表示（PDF） - Pericom Semiconductor

部品番号

コンポーネント説明

一致するリスト

PI6C180V

Precision 1-18 Clock Buffer

Pericom Semiconductor 

Output

Buffer

Test

Point

Test Load

3.3V

Clocking

2.4

Interface 1.5

(TTL) 0.4

tSDKH

tSDKP

tSDRISE

tSDKL

tSDFALL

PI6C180

Precision 1-18 Clock Buffer

Input

Waveform

tplh

Output

Waveform

1.5V

1.5V

1.5V

tphl

1.5V

Figure 1. Clock Waveforms

Minimum & Maximum Expected

Capacitive Loads

Clock

Min. Max.

Load Load

Units

Notes

SDRAM 20 30

pF

SDRAM DIMM

Specfication

Notes:

1. Maximum rise/fall times are guaranteed at maximum

specified load.

2. Minimum rise/fall times are guaranteed at minimum

specified load.

3. Rise/fall times are specified with pure capacitive

load as shown.

Testing is done with an additional 500-ohm resistor

in parallel.

Design Guidelines to Reduce EMI

1. Place series resistors and CI capacitors as close as possible to

the respective clock pins. Typical value for CI is 10pF. Series

resistor value can be increased to reduce EMI provided that

the rise and fall time are still within the specified values.

2. Minimize the number of “vias” of the clock traces.

3. Route clock traces over a continuous ground plane or over

a continuous power plane. Avoid routing clock traces from

plane to plane (refer to rule #2).

4. Position clock signals away from signals that go to any cables

or any external connectors.

5

PS8141F

12/13/04

Share Link: