HSP45116(1999) データシートの表示（PDF） - Intersil

部品番号

コンポーネント説明

一致するリスト

HSP45116
(Rev.:1999)

Numerically Controlled Oscillator/Modulator

Intersil 

HSP45116

Pin Description

NAME

NUMBER

VCC

GND

C0-15

AD0-1

CS

WR

A1, A9, A15, G1,

J15, Q1, Q7, Q15

A8, A14, B1, H1,

H15, P15, Q2, Q8

N8-11, P8-13,

Q9-14

N7, P7

P6

Q6

CLK

Q5

ENPHREG

M1

ENOFREG

N1

ENCFREG

N5

ENPHAC

Q3

ENTIREG

P5

ENI

Q4

MODPI/2PI

N6

CLROFR

P4

LOAD

MOD0-1

N4

M3, N3

PMSEL

P3

RBYTILD

L3

PACI

P2

TYPE

- +5V Power supply input.

DESCRIPTION

- Power supply ground input.

I

Control input bus for loading phase and frequency data into the PFCS. C15 is the MSB.

I

Address pins for selecting destination of C0-15 data.

I

Chip Select (active low).

I

Write Enable. Data is clocked into the register selected by AD0-1 on the rising edge of WR when

the CS line is low.

I

Clock. All registers, except the control registers clocked with WR, are clocked (when enabled)

by the rising edge of CLK.

I Phase Register Enable (active low). Registered on chip by CLK. When active, after being

clocked onto chip, ENPHREG enables the clocking of data into the phase register.

I

Frequency Offset Register Enable (active Low). Registered on chip by CLK. When active, after

being clocked onto chip, ENOFREG enables clocking of data into the frequency offset register.

I

Center Frequency Register Enable (active low). Registered on chip by CLK. When active, after

being clocked onto chip, ENCFREG enables clocking of data into the center frequency register.

I

Phase Accumulator Register Enable (active low). Registered on chip by CLK. When active, after

being clocked onto chip, ENPHAC enables clocking of the phase accumulator register.

I

Time Interval Control Register Enable (active low). Registered on chip by CLK. When active,

after being clocked onto chip, ENTIREG enables clocking of data into the time accumulator

register.

I

Real and Imaginary Data Input Register (RIR, IIR) Enable (active low). Registered on chip by

CLK. When active, after being clocked onto chip, ENI enables clocking of data into the real and

imaginary input data register.

I

Modulo π/2π Select. When low, the Sine and Cosine ROMs are addressed modulo 2π (360

degrees). When high, the most significant address bit is held low so that the ROMs are

addressed modulo π (180 degrees). This input is registered on chip by clock.

I

Frequency Offset Register Output Zero (active low). Registered on chip by CLK. When active,

after being clocked onto chip, CLROFR zeros the data path from the frequency offset register to

the frequency adder. New data can still be clocked into the frequency offset register; CLROFR

does not affect the contents of the register.

I Phase Accumulator Load Control (active low). Registered on chip by CLK. Zeroes feedback path

in the phase accumulator without clearing the phase accumulator register.

I

External Modulation Control Bits. When selected with the PMSEL line, these bits add a 0, 90,

180, or 270 degree offset to the current phase in the phase accumulator. The lower 14 bits of

the phase control path are set to zero.

These bits are loaded into the phase register when ENPHREG is low.

I

Phase Modulation Select Line. This line determines the source of the data clocked into the phase

register. When high, the phase control register is selected. When low, the external modulation pins

(MOD0-1) are selected for the most significant two bits and the least significant two bits and the

least significant 14 bits are set to zero. This control is registered by CLK.

I

ROM Bypass, Timer Load. Active low, registered by CLK. This input bypasses the sine/ cosine

ROM so that the 16-bit phase adder output and lower 16 bits of the phase accumulator go

directly to the CMAC’s sine and cosine inputs, respectively. It also enables loading of the timer

accumulator register by zeroing the feedback in the accumulator.

I

Phase Accumulator Carry Input (active low). A low on this pin causes the phase accumulator to

increment by one, in addition to the values in the phase accumulator register and frequency

adder.

5

Share Link: