2048-bits Serial Electrically Erasable PROM
Timing Diagram (1)
ATC
AM93LC56
CS
tCSS
SK
tDIS
DI
DO(READ)
T
tSKH
tSKL
tDIH
tPDO
tCSH
tPD1
tDF
tSV
tDF
DO(WRITE)
(WRALL)
(ERASE)
(ERALL)
STATUS VALID
FIGURE 2. SYNCHRONOUS DATA TIMING
tCS
CS
+
SK
DI
1 1 0 AN
AO
TRI-STATE
DO
*
O
DN
DO
+For all instructions, SK cycles before start bit don't care.
*Address Pointer Cycle to the Next Register.
FIGURE 3. DATA READ CYCLE TIMING
Anachip Corp.
www.anachip.com.tw
Rev. A1 Oct 20, 2003
6/10