ISL9005 データシートの表示（PDF） - Renesas Electronics

部品番号

コンポーネント説明

一致するリスト

ISL9005

LDO with Low ISUPPLY, High PSRR

Renesas Electronics 

ISL9005

Dual Flat No-Lead Plastic Package (DFN)

2X

A

D

0.15 C A

2X

0.15 C B

E

6

INDEX

AREA

TOP VIEW

B

C

SEATING

PLANE

SIDE VIEW

(DATUM B)

6

INDEX

AREA

(DATUM A)

D2

D2/2

12

A

A3

// 0.10 C

0.08 C

78

NX k

E2

E2/2

NX (b)

5

NX L

8

N N-1

e

(Nd-1)Xe

REF.

BOTTOM VIEW

(A1)

NX b

5

0.10 M C A B

CL

L

SECTION "C-C"

CC

e

TERMINAL TIP

FOR EVEN TERMINAL/SIDE

L8.2x3

8 LEAD DUAL FLAT NO-LEAD PLASTIC PACKAGE

MILLIMETERS

SYMBOL

MIN

NOMINAL MAX

NOTES

A

0.80

0.90

1.00

-

A1

-

-

0.05

-

A3

0.20 REF

-

b

0.20

0.25

0.32

5,8

D

2.00 BSC

-

D2

1.50

1.65

1.75

7,8

E

3.00 BSC

-

E2

1.65

1.80

1.90

7,8

e

0.50 BSC

-

k

0.20

-

-

-

L

0.30

0.40

0.50

8

N

8

2

Nd

4

3

NOTES:

Rev. 0 6/04

1. Dimensioning and tolerancing conform to ASME Y14.5-1994.

2. N is the number of terminals.

3. Nd refers to the number of terminals on D.

4. All dimensions are in millimeters. Angles are in degrees.

5. Dimension b applies to the metallized terminal and is measured

between 0.25mm and 0.30mm from the terminal tip.

6. The configuration of the pin #1 identifier is optional, but must be

located within the zone indicated. The pin #1 identifier may be

either a mold or mark feature.

7. Dimensions D2 and E2 are for the exposed pads which provide

improved electrical and thermal performance.

8. Nominal dimensions are provided to assist with PCB Land

Pattern Design efforts, see Intersil Technical Brief TB389.

FN9234 Rev 2.00

May 5, 2008

Page 9 of 9

Share Link: