datasheetbank_Logo
データシート検索エンジンとフリーデータシート

MC100E404 データシートの表示(PDF) - ON Semiconductor

部品番号
コンポーネント説明
一致するリスト
MC100E404
ON-Semiconductor
ON Semiconductor ON-Semiconductor
MC100E404 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
MC10E404, MC100E404
5 V ECL Quad Differential
AND/NAND
Description
The MC10E404/100E404 is a 4-bit differential AND/NAND
device. The differential operation of the device makes it ideal for pulse
shaping applications where duty cycle skew is critical. Special design
techniques were incorporated to minimize the skew between the upper
and lower level gate inputs.
Because a negative 2-input NAND function is equivalent to a
2-input OR function, the differential inputs and outputs of the device
also allow for its use as a fully differential 2 input OR/NOR function.
The output RISE/FALL times of this device are significantly faster
than most other standard ECLinPSdevices resulting in an increased
bandwidth.
The differential inputs have clamp structures which will force the Q
output of a gate in an open input condition to go to a LOW state. Thus,
inputs of unused gates can be left open and will not affect the operation
of the rest of the device. Note that the input clamp will take affect only
if both inputs fall 2.5 V below VCC.
The 100 Series contains temperature compensation.
Features
Differential D and Q
700 ps Max. Propagation Delay
High Frequency Outputs
PECL Mode Operating Range: VCC = 4.2 V to 5.7 V
with VEE = 0 V
NECL Mode Operating Range: VCC = 0 V
with VEE = 4.2 V to 5.7 V
Internal Input 50 kW Pulldown Resistors
ESD Protection: Human Body Model; > 2 kV,
Machine Model; > 200 V
Charged Device Model; > 2 kV
Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
Moisture Sensitivity Level:
Pb = 1
PbFree = 3
For Additional Information, see Application Note AND8003/D
Flammability Rating: UL 94 V0 @ 0.125 in,
Oxygen Index: 28 to 34
Transistor Count = 274 devices
PbFree Packages are Available*
http://onsemi.com
PLCC28
FN SUFFIX
CASE 776
MARKING DIAGRAM*
1 28
MCxxxE404FNG
AWLYYWW
xxx
= 10 or 100
A
= Assembly Location
WL
= Wafer Lot
YY
= Year
WW = Work Week
G
= PbFree Package
*For additional marking information, refer to
Application Note AND8002/D.
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 6 of this data sheet.
*For additional information on our PbFree strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
© Semiconductor Components Industries, LLC, 2006
1
November, 2006 Rev. 8
Publication Order Number:
MC10E404/D

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]