CM1231-02SO データシートの表示（PDF） - ON Semiconductor

部品番号

コンポーネント説明

一致するリスト

CM1231-02SO

2, 4 and 8-Channel Low-Capacitance ESD Protection Array

ON Semiconductor 

CM1231−02SO

GRAPHICAL COMPARISON AND TEST SETUP

The following graphs (see Figure 6, Figure 7 and Figure 8) show that the CM1231−02SO (dual stage ESD protector) lowers

the peak voltage and clamping voltage by 40% across a wide range of loading conditions in comparison to a standard single

stage device. This data was derived using the test setups shown in Figure 9 and Figure 10.

Figure 6. IEC 61000−4−2 Vpeak vs. Loading (RDUP*)

Figure 7. IEC 61000−4−2 Vclamp vs. Loading (RDUP*)

*RDUP indicates the amount of Resistance (load) supplied to the Device Under Protection (DUP) through a variable resistor.

Figure 8. IEC 61000−4−2 IRES (Residual ESD Peak Current) vs. Loading (RDUP)

http://onsemi.com

7

Share Link: