HSP50210 データシートの表示（PDF） - Renesas Electronics

部品番号

コンポーネント説明

一致するリスト

HSP50210

Digital Costas Loop

Renesas Electronics 

HSP50210

Pin Description (Continued)

NAME

TYPE

DESCRIPTION

OEA

I

A Output Enable. This pin is the three-state control pin for the AOUT9-0. When OEA is high, the AOUT9-0 is high

impedance.

OEB

I

B Output Enable. This pin is the three-state control pin for the BOUT9-BOUT0. When OEB is high, the AOUT9-0 is

high impedance.

HI/LO

0

HI/LO. The output of the Input Level Detector is provided on this pin (see “Input Level Detector” on page 6). This

signal can be externally averaged and used to control the gain of an amplifier to close an AGC loop around the A/D

converter. This type of AGC sets the level based on the median value on the input.

CLK

I

System Clock. Asynchronous to the processor interface and serial inputs.

FN3652 Rev.5.00

Jul 2, 2008

Page 4 of 51

Share Link: