datasheetbank_Logo
データシート検索エンジンとフリーデータシート

74V2T32STR(2004) データシートの表示(PDF) - STMicroelectronics

部品番号
コンポーネント説明
一致するリスト
74V2T32STR
(Rev.:2004)
ST-Microelectronics
STMicroelectronics ST-Microelectronics
74V2T32STR Datasheet PDF : 7 Pages
1 2 3 4 5 6 7
74V2T32
DUAL 2-INPUT OR GATE
s HIGH SPEED: tPD = 4.6ns (TYP.) at VCC = 5V
s LOW POWER DISSIPATION:
ICC = 1µA(MAX.) at TA = 25°C
s COMPATIBLE WITH TTL OUTPUTS:
VIH = 2V (MIN), VIL = 0.8V (MAX)
s POWER DOWN PROTECTION ON INPUTS
S|IOYHM| M= EIOTLR=IC8AmLAO(UMTINP)UTDIM:\PEDANCE:
s BALANCED PROPAGATION DELAYS:
tPLH tPHL
s OPERATING VOLTAGE RANGE:
VCC(OPR) = 4.5V to 5.5V
s IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The 74V2T32 is an advanced high-speed CMOS
DUAL 2-INPUT OR GATE fabricated with
sub-micron silicon gate and double-layer metal
wiring C2MOS technology.
The internal circuit is composed of 3 stages
including buffer output, which provide high noise
immunity and stable output.
SOT23-8L
ORDER CODES
PACKAGE
SOT23-8L
T&R
74V2T32STR
Power down protection is provided on all inputs
and outputs and 0 to 7V can be accepted on
inputs with no regard to the supply voltage.
This device can be used to interface 5V to 3V
systems and it is ideal for portable applications
like personal digital assistant and all
battery-powered equipment.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them ESD immunity and transient excess voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
March 2004
1/7

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]