ISL6112 データシートの表示（PDF） - Renesas Electronics

部品番号

コンポーネント説明

メーカー

ISL6112

Dual Slot PCI-Express Hot Plug Controller

Renesas Electronics 

ISL6112

12VOUT

VSTBY

INT

100k

100k

100k

SCL

SDA

INT#

A2

A1

A0

DISABLING SMI WHEN HPI CONTROL IS USED

VSTBY

100k 9

100k 28

45

42

44

43

FORON#_A

FORON#_B

AUXENA

AUXENB

ONA

ONB

DISABLING HPI WHEN SMI CONTROL IS USED

FIGURE 27. I/O CONFIGURATION FOR DISABLING HPI/SMI CONTROL

12IOUT

12VGATE

3IOUT

3VOUT

CFILTER

CFILTER

3VGATE

FIGURE 28. 12VMAIN CR AND SHUT-DOWN

ISL6112 Bias, Power-On Reset, and Power

Cycling

The ISL6112 uses VSTBY as the only supply source. VSTBY is

required for proper operation of the ISL6112 SMBus and

registers and must be applied at all times. A Power-On-Reset

(POR) cycle is initiated after VSTBY rises above its UVLO threshold

and remains satisfied for 250µs. All internal registers are cleared

after POR. If VSTBY is recycled, the ISL6112 enters a new POR

cycle. VSTBY must be the first supply voltage applied, followed by

the MAIN supply inputs of 12VIN and 3VIN. The SMBus is ready

for access at the end of the POR cycle (250µs after VSTBY is

valid). During tPOR, all outputs remain off.

Enabling the VAUX Outputs

Upon asserting an AUXEN input, the related internal power switch

turns on, connecting the nominally 3.3V VSTBY supply to its VAUX

load. The turn-on is slew rate limited and invokes the current

FIGURE 29. 3VMAIN CR AND SHUT-DOWN

regulation feature so as not to droop the supply due to in-rush

current load. Figure 17 illustrates the VAUX turn-on performance

into a 10, 100µF load.

Standby Mode

Standby mode is entered when one or more of the MAIN supply

inputs (12VIN and/or 3VIN) is either absent, below its respective

UVLO threshold, or OFF. The ISL6112 also has 3.3V auxiliary

outputs (VAUXA and VAUXB), satisfying an optional PCI-Express

requirement. These outputs are fed from the VSTBY input pins.

They are independent of the MAIN outputs and are controlled by

the AUXEN input pins or via their respective bits in the control

registers. Should the MAIN supply inputs fall below their

respective UVLO thresholds, VAUX still functions, as long as

VSTBY is compliant. Prior to standby mode, ONA and ONB (or the

control register MAINA and MAINB bits) inputs must be

deasserted, or the ISL6112 asserts its FAULT outputs. If an

FN6456 Rev 1.00

August 25, 2011

Page 15 of 30

Share Link: