74LCX374CW データシートの表示（PDF） - Fairchild Semiconductor

部品番号

コンポーネント説明

一致するリスト

74LCX374CW

Low Voltage Octal D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

Fairchild Semiconductor 

February 1994

Revised April 1999

74LCX374

Low Voltage Octal D-Type Flip-Flop with 5V Tolerant

Inputs and Outputs

General Description

The LCX374 consists of eight D-type flip-flops featuring

separate D-type inputs for each flip-flop and 3-STATE out-

puts for bus-oriented applications. A buffered clock (CP)

and Output Enable (OE) are common to all flip-flops. The

LCX374 is designed for low-voltage (3.3V or 2.5V) VCC

applications with capability of interfacing to a 5V signal

environment.

The LCX374 is fabricated with an advanced CMOS tech-

nology to achieve high speed operation while maintaining

CMOS low power dissipation.

Features

s 5V tolerant inputs and outputs

s 2.3V–3.6V VCC specifications provided

s 8.5 ns tPD max (VCC = 3.3V), 10 µA ICC max

s Power-down high impedance inputs and outputs

s Supports live insertion/withdrawal (Note 1)

s ±24 mA output drive (VCC = 3.0V)

s Implements patented noise/EMI reduction circuitry

s Latch-up performance exceeds 500 mA

s ESD performance:

Human Body Model > 2000V

Machine Model > 200V

Note 1: To ensure the high-impedance state during power up or down, OE

should be tied to VCC through a pull-up resistor: the minimum value or the

resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number Package Number

Package Description

74LCX374WM

M20B

20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide

74LCX374SJ

74LCX374MSA

74LCX374MTC

M20D

MSA20

MTC20

20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.

Logic Symbol

Connection Diagram

Pin Descriptions

Pin Names

D0–D7

CP

OE

O0–O7

Description

Data Inputs

Clock Pulse Input

Output Enable Input

3-STATE Outputs

© 1999 Fairchild Semiconductor Corporation DS011996.prf

www.fairchildsemi.com

Share Link: