datasheetbank_Logo
データシート検索エンジンとフリーデータシート

LV11961HA-AH データシートの表示(PDF) - ON Semiconductor

部品番号
コンポーネント説明
一致するリスト
LV11961HA-AH
ON-Semiconductor
ON Semiconductor ON-Semiconductor
LV11961HA-AH Datasheet PDF : 18 Pages
First Prev 11 12 13 14 15 16 17 18
LV11961HA
The amplitude of each hall signal must be
*4 < Hall signal input >
more than 60mVp-p because of the
To defend signals against the noise, it is
sensitivity of inner circuit.
necessary to wire as short as possile from
hall sensor to each pin and to conect the
*5 < Capacitor to adjust the PWM frequency >
capacitor between IN1 and IN2, as shown in
The oscillation for PWM control is generated
Fig.1. Value from 1,000pF to 10,000pF is
by connecting a capacitor between CPWM
recommended for C5 in Fig.1. But its value
pin and GND. The frequency of this
should be selected in consideration with the
oscillation is calculated as below;
actual motor action.
  fCPWM
1
2 C2
I CPWM
VCPH VCPL
In the case C2=100[pF];
  f CPWM 100 pF
1
2
100E
25.0E 6
12 2.15
0.62
81.70
kHz
This is the result which is calculated by
typical values of each electrical
characteristic in this IC. Actually, there is
variability which is defined by min/max in
electrical characteristics. In addition, there
may be some difference between calculated
value and actual value because of a
parasitic capacitance on the board and so
on.
Therefore, the value of C2 should be settled
with actual operation, in view of those factors.
*6 < Input to VTH pin >
VTH pin needs to be input DC signal which is
from 0V to VREG.
If the external control signal is the pulse type,
it should be flatten by the filter and be shifted
to suitable level, shown in Fig.1, to input to
VTH pin.
In the case that the high duty of PWM signal
input in Fig.1 is D [%], VTH input level flatten
by the filter is calculated apprpximately as
below;
VTH
VREG
R1
R2
R2
R3
R3
R1
R2
R1 R3
R3 R1
R2
D
100
This calculation is justified by the condition
that Rds of MN1 << R3. So, a large value of
resistor should be selected to R3.
But, too large value of R1 – R3 and R4
causes the instability because of the effect of
input impedance at VTH pin.
The recommendation value of R1 – R3 and R4
is from 4.7k[ohm] to 47k[ohm].
The cut-off frequency fc by C3 and R4 is
calculated as below;
fc
2
1
C3
R4
The actual value of C3 or R4 is better to select
more than 50 times the above calculation
value to be flatten thoroughly. Furthermore, it
is better to do it by the value of C3 because of
the effect of input impedance at VTH pin.
To compensate for disconnection of PWM
input, it is recommended that the gate of the
FET is pulled up to REG with a resistor as
R5 shown in Fig.1.
*7 < Adjustment of the minimum duty of PWM
output >
As for the way of RMI input, the divided
voltage of REG by resistors, as R6 and R7
shown in Fig.1, is recommended. In addition,
it would be better to use a resistor which the
value is from 4.7k[ohm] to 47k[ohm], in view
of impedence at RMI pin.
www.onsemi.com
16

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]