![](/html/TMT/820617/page5.png)
tm TE
CH
TIMING WAVEFORMS
READ CYCLE 1
(Address Controlled)
Addr e ss
DOUT
tOH
t AA
tRC
READ CYCLE 2
(Chip Select Controlled)
CS
DOUT
t CLZ
t A CS
READ CYCLE 3
(Output Enable Controlled)
Add re ss
OE
CS
D OUT
t RC
tAA
t A OE
t OL Z
t ACS
t CLZ
TM Technology Inc. reserves the right
P. 5
to change products or specifications without notice.
T14M256A
tOH
t CH Z
t OH
t OH Z
t CH Z
DON 'T CAR E
UN DEF IN ED
Publication Date: FEB. 2004
Revision:H