IDT7024S15PF データシートの表示（PDF） - Integrated Device Technology

部品番号

コンポーネント説明

一致するリスト

IDT7024S15PF

HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM

Integrated Device Technology 

IDT7024S/L

HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM

WAVEFORM OF READ CYCLES(5)

tRC

ADDR

CE

tAA (4)

tACE (4)

tAOE (4)

OE

, UB LB

tABE (4)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

R/W

DATAOUT

BUSYOUT

tLZ (1)

VALID DATA(4)

tBDD (3, 4)

tOH

tHZ (2)

2740 drw 07

NOTES:

1. Timing depends on which signal is asserted last, CE, OE, LB, or UB.

2. Timing depends on which signal is de-asserted first, CE, OE, LB, or UB.

3. tBDD delay is required only in cases where opposite port is completing a write operation to the same address location. For simultaneous read operations

BUSY has no relation to valid output data.

4. Start of valid data depends on which timing becomes effective last tABE, tAOE, tACE, tAA or tBDD.

5. SEM = VIH.

TIMING OF POWER-UP POWER-DOWN

CE

tPU

ICC

50%

ISB

tPD

50%

2740 drw 08

6.15

8

Share Link: