L4937NL データシートの表示（PDF） - STMicroelectronics

部品番号

コンポーネント説明

一致するリスト

L4937NL

DUAL MULTIFUNCTION VOLTAGE REGULATOR

STMicroelectronics 

L4937N

Figure 1 : Output Voltage vs. Input Voltage.

uct(s) Figure 2 : Quiescent Current vs. Supply Voltage.

lete Prod 400

- Obso 200

te Product(s) RESET CIRCUIT

le The block circuit diagram of the reset circuit is shown

in fig. 3. The reset circuit supervises the standby out-

so put voltage. The reset threshold of 4.7V is defined

bby the internal reference voltage and the standby

Ooutput divider.

The reaction time of the reset circuit depends on the

discharge time limitation of the reset capacitor CT

and is proportional to the value of CT.

The reaction time of the reset circuit increases the

noise immunity. In fact, if the standby output voltage

drops below the reset threshold for a time shorter

The reset pulse delay time tRD, is defined by the

charge time of an external capacitor CT :

than the reaction time tRR, no reset output variation

occurs. The nominal reset delay is generated for

standby output voltage drops longer than the time

tRD =

CT x 2V

2µA

necessary for the complete discharging of the ca-

pacitor CT. This time is typically equal to 50µs if CT

= 100nF. The typical reset output waveforms are

shown in fig.

6/9

Share Link: