UDA1345TS データシートの表示（PDF） - NXP Semiconductors.
部品番号
コンポーネント説明
一致するリスト
UDA1345TS Datasheet PDF : 29 Pages
| |||
NXP Semiconductors
Economy audio CODEC
Product specification
UDA1345TS
7.10 L3 microcontroller mode
The UDA1345TS is set to the L3 microcontroller mode by
setting both MC1 (pin 8) and MC2 (pin 21) LOW.
The definition of the control registers is given in
Section 7.12.
7.10.1 PINNING DEFINITION
The pinning definition under L3 microcontroller interface is
given in Table 5.
Table 5 Pinning definition under L3 control
SYMBOL PIN
DESCRIPTION
MP1
MP2
MP3
9 OVERFL output
13 L3MODE input
14 L3CLOCK input
MP4
MP5
15 L3DATA input
20 ADC 1 V or 2 V (RMS) input control
7.10.2 SYSTEM CLOCK
Under L3 control the options are 256, 384 and 512fs.
7.10.3 MULTIPLE FORMAT INPUT/OUTPUT INTERFACE
The UDA1345TS supports the following data input/output
formats under L3 control:
• I2S-bus with data word length of up to 24 bits
• MSB-justified serial format with data word length of up to
20 bits
• LSB-justified serial format with data word lengths of
16, 18 or 20 bits
• Three combined data formats with MSB data output and
LSB 16, 18 and 20 bits data input.
The formats are illustrated in Fig.3. Left and right data
channel words are time multiplexed.
7.10.4 ADC INPUT VOLTAGE CONTROL
The UDA1345TS supports a 2 V (RMS) input using a
series resistor of 12 kΩ as described in Section 7.2. In
L3 microcontroller mode, the gain can be selected via
pin MP5.
When MP5 is set LOW, 0 dB gain is selected. When MP5
is set HIGH, 6 dB gain is selected.
7.10.5 OVERLOAD DETECTION (ADC)
In practice the output is used to indicate whenever the
output data, in either the left or right channel, is greater
than −1 dB (the actual figure is −1.16 dB) of the maximum
possible digital swing. When this condition is detected the
OVERFL output is forced HIGH for at least 512fs cycles
(11.6 ms at fs = 44.1 kHz). This time-out is reset for each
infringement.
7.10.6 DC CANCELLATION FILTER (ADC)
An optional IIR high-pass filter is provided to remove
unwanted DC components. The operation is selected by
the microcontroller via the L3-bus. The filter characteristics
are given in Table 6.
Table 6 DC cancellation filter characteristics
ITEM
Pass-band ripple
Pass-band gain
Droop
Attenuation at DC
Dynamic range
CONDITIONS
at 0.00045fs
at 0.00000036fs
0 − 0.45fs
VALUE (dB)
none
0
0.031
>40
>110
7.11 Static pin mode
The UDA1345TS is set to static pin control mode by setting
both MC1 (pin 8) and MC2 (pin 21) HIGH.
7.11.1 PINNING DEFINITION
The pinning definition under static pin control is given in
Table 7.
Table 7 Pinning definition for static pin control
SYMBOL PIN
DESCRIPTION
MP1
9 data input/output setting
MP2
13 3-level pin controlling de-emphasis
and mute
MP3
MP4
14 256fs or 384fs system clock
15 3-level pin to control ADC power mode
and 1 V (RMS) or 2 V (RMS) input
MP5
20 data input/output setting
2002 May 28
10
Share Link: 