MLX90719S データシートの表示（PDF） - Melexis Microelectronic Systems

部品番号

コンポーネント説明

一致するリスト

MLX90719S

General purpose timer

Melexis Microelectronic Systems  

MLX90719

General purpose timer

Low power mode (LPM)

In low power mode (when the mains have been disconnected from the application) all supply lines are disabled

except VDD, which is generated by a low consuming regulator. The current is taken from the external decou-

pling capacitor of VDD4 or from a backup battery connected to pin BAT. This depends on the type of applica-

tion defined by the mask option OXBAT implemented within the chip:

OXBAT = 1 for application with battery and crystal.

OXBAT = 0 for applications without battery or crystal.

LCD operating voltage

The LCD operating voltage can have14 different values and can be chosen by mask options.

Supply for external components

If the mask option OVEXT is set the MLX90719 can supply some external circuitry from the internal Vdd1

through pin IN5B (which can not be used as input anymore).

Power On Reset

This module ensures a correct start of the MLX90719 logic.

The reset signal (DPORB) rises when VDD>Vdporh and falls when VDD<Vdporl

Parameter

Symbol Test Conditions

Min Typ Max Units

High level threshold

Vdporh

3.4 V

Low level threshold

Vdporl

2.2

2.6 V

Hysteresis

Vdphyst

0.3

V

Notes:

The power on reset does not reset the system when entering low power mode with battery (Vdporl<Vbat).

The power on reset resets the system if the RAM data may be corrupt due to undervoltage (Vdporl>RAM data

retention voltage).

Analog Power-On Reset

The MLX90719 includes a high voltage power-on reset that watches on VDD3.

This block has two outputs APORL and APORH:

APORL = 1 when VDD3 > Vaporl

APORH = 1 when VDD3 > Vaporh (see table 4)

The states of APORH and APORL define the operation mode of the chip (see sections “Sleep manager” and

“Interrupt controller”).

In low power mode the analog power on reset operates in strobe mode. It is only enabled a few microseconds at

each rising edge of the signal ASTR generated by the digital core.

When Vdd3 > Vaporl the circuit goes out of strobe mode.

Parameter

High level threshold

Low level threshold

Hysteresis

Strobe frequency

Symbol Test Conditions

Vaporh

Vaporl

Vaphyst

Fastr Slow rate of Vdd3>200V/s

Min Typ Max Units

65

V

50

V

10

V

25

Hz

MMLLXX990027xx19NaGmeeneofraSl epnusroprose timer

RePvaYg.Xe 5

22/Aug/98 Rev 1.0 3P0a/gJeul5/00

Share Link: