AS5C2568 データシートの表示（PDF） - Austin Semiconductor
部品番号
コンポーネント説明
一致するリスト
AS5C2568 Datasheet PDF : 9 Pages
| |||
Austin Semiconductor, Inc.
AC TEST CONDITIONS
Input pulse levels....................................................Vss to 3V
Input rise and fall times.....................................................5ns
Input timing reference level.............................................1.5V
Output reference level......................................................1.5V
Output load.................................................See figures 1 & 2
Q
255
SRAM
AS5C2568
+5V
480
Q
30 pF 255
+5V
480
5 pF
NOTES
1. All voltages referenced to VSS (GND).
2. -3V for pulse width < 20ns
3. ICC is dependent on output loading and cycle rates. The
specified value applies with the outputs unloaded, and
f = 1 Hz.
tRC (MIN)
4. This parameter is guaranteed but not tested.
5. Test conditions as specified with the output loading as
shown in Fig. 1 unless otherwise noted.
6. t HZCE, tHZOE and tHZWE are specified with CL = 5pF
as in Fig. 2. Transition is measured ±500mV typical from
steady state voltage, allowing for actual tester RC time
constant.
Fig. 1
OUTPUT LOAD
EQUIVALENT
Fig. 2
OUTPUT LOAD
EQUIVALENT
7. At any given temperature and voltage condition, tHZCE
is less than tLZCE, and tHZWE is less than tLZWE.
8. WE\ is HIGH for READ cycle.
9. Device is continuously selected. Chip enables and
output enables are held in their active state.
10. Address valid prior to, or coincident with, latest
occurring chip enable.
11. tRC = Read Cycle Time.
12. Chip enable (CE\) and write enable (WE\) can initiate and
terminate a WRITE cycle.
DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)
DESCRIPTION
CONDITIONS
SYM
MIN
MAX UNITS
VCC for Retention Data
VDR
2
V
Data Retention Current
CE\ > (VCC-0.2V)
VIN > (VCC-0.2V)
or < 0.2V
ICCDR
1
mA
Chip Deselect to Data
Retention Time
tCDR
0
--
ns
Operation Recovery Time
tR
tRC
ns
NOTES
4
4, 11
AS5C2568
Rev. 2.6 06/05
LOW Vcc DATA RETENTION WAVEFORM
VCC
tCDR
CE\
VIH
VIL
11112222333344445555666677778888
DATA RETENTION MODE
4.5V
VDR > 2V
4.5V
tR
VDR
111122223333444455551111666621111222777732222333888843343344
111122223333DON’T CARE
1111222233334444UNDEFINED
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
5
Share Link: 