ADUC812 データシートの表示（PDF） - Analog Devices
部品番号
コンポーネント説明
一致するリスト
ADUC812 Datasheet PDF : 60 Pages
| |||
ADuC812
Parameter
DIGITAL OUTPUTS
Output High Voltage (VOH)
Output Low Voltage (VOL)
ALE, PSEN, Ports 0 and 2
Port 3
Floating State Leakage Current
Floating State Output Capacitance
POWER REQUIREMENTS14, 15, 16
IDD Normal Mode17
IDD Idle Mode
IDD Power-Down Mode18
ADuC812BS
VDD = 5 V
VDD = 3 V
2.4
2.4
4.0
2.6
0.4
0.4
0.2
0.2
0.4
0.4
0.2
0.2
±10
±10
±1
±1
10
10
43
25
32
16
26
12
8
3
25
10
18
6
15
6
7
2
30
15
5
5
Unit
V min
V typ
V max
V typ
V max
V typ
µA max
µA typ
pF typ
mA max
mA typ
mA typ
mA typ
mA max
mA typ
mA typ
mA typ
µA max
µA typ
Test Conditions/Comments
VDD = 4.5 V to 5.5 V
ISOURCE = 80 µA
VDD = 2.7 V to 3.3 V
ISOURCE = 20 µA
ISINK = 1.6 mA
ISINK = 1.6 mA
ISINK = 8 mA
ISINK = 8 mA
MCLKIN = 16 MHz
MCLKIN = 16 MHz
MCLKIN = 12 MHz
MCLKIN = 1 MHz
MCLKIN = 16 MHz
MCLKIN = 16 MHz
MCLKIN = 12 MHz
MCLKIN = 1 MHz
NOTES
1Specifications apply after calibration.
2Temperature range –40°C to +85°C.
3Linearity is guaranteed during normal MicroConverter core operation.
4Linearity may degrade when programming or erasing the 640 byte Flash/EE space during ADC conversion times due to on-chip charge pump activity.
5Measured in production at VDD = 5 V after Software Calibration Routine at 25°C only.
6User may need to execute Software Calibration Routine to achieve these specifications, which are configuration dependent.
7The offset and gain calibration spans are defined as the voltage range of user system offset and gain errors that the ADuC812 can compensate.
8SNR calculation includes distortion and noise components.
9Specification is not production tested, but is supported by characterization data at initial product release.
10The temperature sensor will give a measure of the die temperature directly; air temperature can be inferred from this result.
11DAC linearity is calculated using:
Reduced code range of 48 to 4095, 0 to VREF range
Reduced code range of 48 to 3995, 0 to VDD range
DAC output load = 10 kΩ and 50 pF.
12Flash/EE Memory Performance Specifications are qualified as per JEDEC Specification (Data Retention) and JEDEC Draft Specification A117 (Endurance).
13Endurance Cycling is evaluated under the following conditions:
Mode
= Byte Programming, Page Erase Cycling
Cycle Pattern
= 00H to FFH
Erase Time
= 20 ms
Program Time
= 100 µs
14IDD at other MCLKIN frequencies is typically given by:
Normal Mode (VDD = 5 V): IDD = (1.6 nAs × MCLKIN) + 6 mA
Normal Mode (VDD = 3 V): IDD = (0.8 nAs × MCLKIN) + 3 mA
Idle Mode (VDD = 5 V):
IDD = (0.75 nAs × MCLKIN) + 6 mA
Idle Mode (VDD = 3 V):
IDD = (0.25 nAs × MCLKIN) + 3 mA
where MCLKIN is the oscillator frequency in MHz and resultant IDD values are in mA.
15IDD currents are expressed as a summation of analog and digital power supply currents during normal MicroConverter operation.
16IDD is not measured during Flash/EE program or erase cycles; IDD will typically increase by 10 mA during these cycles.
17Analog IDD = 2 mA (typ) in normal operation (internal VREF, ADC, and DAC peripherals powered on).
18EA = Port0 = DVDD, XTAL1 (Input) tied to DVDD, during this measurement.
Typical specifications are not production tested, but are supported by characterization data at initial product release.
Timing Specifications—See Pages 46–55.
Specifications subject to change without notice.
Please refer to User Guide, Quick Reference Guide, Application Notes, and Silicon Errata Sheet at www.analog.com/microconverter for additional information.
REV. E
–5–
Share Link: 