datasheetbank_Logo
データシート検索エンジンとフリーデータシート

74123 データシートの表示(PDF) - Fairchild Semiconductor

部品番号
コンポーネント説明
一致するリスト
74123
Fairchild
Fairchild Semiconductor Fairchild
74123 Datasheet PDF : 9 Pages
1 2 3 4 5 6 7 8 9
RESET OPERATION
These one shots may be reset during the generation of the
output pulse. In the reset mode of operation, an input pulse
on clear sets the reset latch and causes the capacitor to be
fast charged to VCC by turning on transistor Q1 5. When
the voltage on the capacitor reaches VREF2, the reset latch
will clear and then be ready to accept another pulse. If the
clear input is held low, any trigger inputs that occur will be
inhibited and the Q and Q outputs of the output latch will
not change. Since the Q output is reset when an input low-
level is detected on the Clear input, the output pulse T can
be made significantly shorter than the minimum pulse width
specification.
Typical Output Pulse
Width vs. Timing Components
Typical 1ms Pulse Width
Variation vs. Supply
Typical Distribution of Output
Pulse Width, Part to Part
Minimum REXT vs.
Supply Voltage
Typical 1ms Pulse Width
Variation vs. Temperature
Note: R and C are not subjected to temperature. The C is polypropylene.
www.fairchildsemi.com
6

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]