datasheetbank_Logo
データシート検索エンジンとフリーデータシート

ZLNB101N8 データシートの表示(PDF) - Zetex => Diodes

部品番号
コンポーネント説明
一致するリスト
ZLNB101N8 Datasheet PDF : 5 Pages
1 2 3 4 5
ZLNB101
Note:-
1) VPOL1 and VPOL2 switching thresholds apply over the whole operating temperature range
specified above.
2) Inputs VPOL1 and VPOL2 are designed to be wired to the power input of an LNB via high value
(10k) resistors. Input VPOL1 controls outputs Vert1 and Hor1. Input VPOL2 controls outputs Vert2
and Hor2. With either input voltage set at or below 14V, the corresponding Vert pin will be high
and Hor pin low. With either input voltage at or above 15.0V, the corresponding Vert pin will be
low and Hor pin high. Any input or output not required may be left open-circuit.
3) All outputs are designed to be compatible with TTL, CMOS, pin diode and IF Amp loads.
4) Applied via 10k resistors
The following block diagram shows a typical block diagram twin LNB design. The ZLNB101
provides the two polarity switches required to decode the two independent receiver feeds.
Additionally the front end bias requirements of the LNB are provided by the ZNBG4000 or
ZNBG6000 offering a very efficient and cost effective solution.
Horizontal Gain Stage
Antenna GaAs/HEMTFET
1
3
Mixer
+
Control Input
<=14V-Horizontal
>=15V-Vertical
Horizontal
DC Input
13-25V
H/V Output 1
Bias Generator
ZNBG40XX
Series
ZLNB101 Series Control
Dual H/V Switch
PIN
Diode
MUX
IF down feed
950-1750 MHz
- Standard Band
950-2050 MHz
- Enhanced Band
2
4
Vertical Gain Stage
Antenna GaAs/HEMTFET
+
Mixer
Vertical
H/V Output 2
77
78

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]