datasheetbank_Logo
データシート検索エンジンとフリーデータシート

XRT83SL30(2003) データシートの表示(PDF) - Exar Corporation

部品番号
コンポーネント説明
メーカー
XRT83SL30 Datasheet PDF : 76 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
áç
XRT83SL30
SINGLE-CHANNEL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
PRELIMINARY
REV. P1.0.4
JITTER ATTENUATOR
SIGNAL NAME
JABW
JASEL1
JASEL0
PIN #
46
47
48
TYPE
I
I
DESCRIPTION
Jitter Attenuator Bandwidth
In Hardware and E1 mode, when JABW=”0” the jitter attenuator bandwidth is
10Hz (normal mode). Setting JABW to “1” selects a 1.5Hz Bandwidth for the
Jitter Attenuator and the FIFO length will be automatically set to 64 bits. In T1
mode the Jitter Attenuator Bandwidth is always set to 3Hz, and the state of
this pin has no effect on the Bandwidth. See table under JASEL[1:0] pin,
below.
NOTE: Internally pulled “Low” with a 50kresistor.
Jitter Attenuator select pin 1
Jitter Attenuator select pin 0
In Hardware Mode, JASEL0, JASEL1 and JABW pins are used to place the
jitter attenuator in the transmit path, the receive path or to disable it and set
the jitter attenuator bandwidth and FIFO size per the following table.
JABW JASEL1 JASEL0 JA Path
0
0
0
Disabled
JA BW (Hz)
T1
E1
------ ------
FIFO Size
T1/E1
------
0
0
1
Transmit
3
10
32/32
0
1
0
Receive
3
10
32/32
0
1
1
Receive
3
10
64/64
1
0
0
Disabled ------ ------
--------
1
0
1
Transmit
3
1.5
32/64
1
1
0
Receive
3
1.5
32/64
1
1
1
Receive
3
1.5
64/64
NOTE: These pins are internally pulled "Low" with 50kresistors.
8

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]