W215B データシートの表示（PDF） - Cypress Semiconductor
部品番号
コンポーネント説明
一致するリスト
W215B Datasheet PDF : 13 Pages
| |||
PRELIMINARY
W215B
SDRAM Clock Outputs, SDRAM0:7 (Lump Capacitance Test Load = 30 pF)
Parameter
tP
f
tR
tF
tD
tJC
tSK
tSK
fST
Zo
Description
Period
Frequency, Actual
Output Rise Edge Rate
Output Fall Edge Rate
Duty Cycle
Jitter, Cycle-to-Cycle
Output Skew
CPU to SDRAM Clock Skew
Frequency Stabilization from
Power-up (cold start)
AC Output Impedance
Test Condition/Comments
Measured on rising edge at 1.5V
Determined by PLL divider ratio
Measured from 0.4V to 2.4V
Measured from 2.4V to 0.4V
Measured on rising and falling edge at 1.5V
Measured on rising edge at 1.5V. Maximum differ-
ence of cycle time between two adjacent cycles.
Measured on rising edge at 1.5V
Covers all CPU/SDRAM outputs. Measured on
rising edge at 1.5V.
Assumes full supply voltage reached within 1 ms
from power-up. Short cycles exist prior to frequency
stabilization.
Average value during switching transition. Used for
determining series termination value.
CPU = 100 MHz
Min. Typ. Max.
10
100
1
4
1
4
45 50 55
500
100
1.5
3
16
Unit
ns
MHz
V/ns
V/ns
%
ps
ps
ns
ms
Ω
PCI Clock Outputs, PCI0:5 (Lump Capacitance Test Load = 30 pF)
Parameter
Description
tP
Period
f
Frequency, Actual
tH
High Time
tL
Low Time
tR
Output Rise Edge Rate
tF
Output Fall Edge Rate
tD
Duty Cycle
tJC
Jitter, Cycle-to-Cycle
tSK
Output Skew
tO
CPU to PCI Clock Skew
fST
Frequency Stabilization
from Power-up (cold
start)
Zo
AC Output Impedance
Test Condition/Comments
Measured on rising edge at 1.5V
Determined by PLL divider ratio
Duration of clock cycle above 2.4V
Duration of clock cycle below 0.4V
Measured on rising and falling edge at 1.5V
Measured on rising edge at 1.5V. Maximum
difference of cycle time between two adjacent cycles.
Measured on rising edge at 1.5V
Covers all CPU/PCI outputs. Measured on rising
edge at 1.5V. CPU leads PCI output.
Assumes full supply voltage reached within 1 ms
from power-up. Short cycles exist prior to frequency
stabilization.
Average value during switching transition. Used for
determining series termination value.
CPU = 100 MHz
Min. Typ. Max.
30
33.3
12
12
1
4
1
4
45
50
55
500
250
1
4
3
15
Unit
ns
MHz
ns
ns
V/ns
V/ns
%
ps
ps
ns
ms
Ω
6
Share Link: 