![](/html/Unisem/680140/page5.png)
BLOCK DIAGRAM
US3012/3012A
En
Enable
V12
UVLO
V5
Vset
D0
Enable
D1
5Bit
DAC,
D2
Ctrl
D3
Logic
D4
V12
Vset
Enable
PWM
+
Control
V12
Slope
Comp
Osc
Soft
Start &
Fault
Logic
Enable
Over
Current
200uA
1.1Vset
Vfb
HDrv
LDrv
CS-
CS+
Ct
SS
PGd
Gnd
0.9Vset
3012Ablk1-1.1
PGnd
Figure 1 - Simplified block diagram of the US3012/3012A.
Rev. 1.0
5/6/98
4-5