UPC8110GR(2000) データシートの表示（PDF） - NEC => Renesas Technology
部品番号
コンポーネント説明
一致するリスト
UPC8110GR Datasheet PDF : 6 Pages
| |||
UPC8110GR
EXPLANATION OF INTERNAL FUNCTIONS
Block
Function/Operation
90°
PHASE
SHIFTER
Input signal from the LO input is sent to a
T-type flip-flop through a frequency doubler.
The output signal from the T-type F/F is
changed to the same frequency as the LO input
with a quadrature phase shift of 0°, 90°, 180°,
or 270°. These circuits provide self phase
correction for proper quadrature signals.
BUFFER
AMPLIFIER
Buffer amplifiers for each phase signal are
sent to each mixer.
Block Diagram
from LO1in
x2
.. 2 F / F
MIXER
The signals from the buffer amps are
quadrature modulated with two double-
balanced mixers. High accurate phase and
amplitude inputs are realized to provide
excellent image rejection.
ADDER
Output signals from each mixer are added
and sent through a final amplifier.
OUTLINE DIMENSIONS (Units in mm)
PACKAGE OUTLINE S20 (SSOP20)
20
11
NEC
C8110G
N XXXXX
XXX = Lot/Date Code
1
10
7.00 MAX
6.4±0.2
1.5 ±0.1
1.8 MAX
+0.10
0.15 -0.05
4.4±0.1
+0.10
0.22 - 0.05
0.65
Note:
0.575 MAX
0.5±0.2
All dimensions are typical unless otherwise specified.
1.0±0.1
ORDERING INFORMATION
PART NUMBER
QTY
UPC8110GR-E1
2.5 K/Reel
I
I
Q
Q
To MODout
INTERNAL BLOCK DIAGRAM
TOP VIEW
LOIN 1
GND 2
LOIN 3
GND 4
Q INPUT 5
Q INPUT 6
I INPUT 7
I INPUT 8
GND 9
GND 10
90˚
Phase
Shifter
REG.
20 GND
19 VCC
18 GND
17 VPS
(POWER SAVE)
16 GND
15 GND
14 VCC
13 GND
12 GND
11 RF OUT
EXCLUSIVE NORTH AMERICAN AGENT FOR
RF, MICROWAVE & OPTOELECTRONIC SEMICONDUCTORS
CALIFORNIA EASTERN LABORATORIES • Headquarters • 4590 Patrick Henry Drive • Santa Clara, CA 95054-1817 • (408) 988-3500 • Telex 34-6393 • FAX (408) 988-0279
24-Hour Fax-On-Demand: 800-390-3232 (U.S. and Canada only) • Internet: http://WWW.CEL.COM
DATA SUBJECT TO CHANGE WITHOUT NOTICE
09/14/2000
Share Link: 