datasheetbank_Logo
データシート検索エンジンとフリーデータシート

ST52E430K2T6 データシートの表示(PDF) - STMicroelectronics

部品番号
コンポーネント説明
一致するリスト
ST52E430K2T6 Datasheet PDF : 88 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ST52T430/E430
pin in order to start EPROM programming. A signal
applied to PB1 is used to increment the memory
address; the data is supplied to PORT A (see
EPROM programming for further details).
1.2.2 Working mode.
Below are the control signals of this mode:
RESET
VDD
TEST
VSS
VPP
VSS
The processor starts the working phase following
the instructions, which have been previously
loaded in the memory.
ST52x430’s internal structure includes a
computational block, CONTROL UNIT (CU) /
DATA PROCESSING UNIT (DPU), which allows
processing of boolean functions and fuzzy
algorithms.
The CU/DPU can manage up to 334 different
Membership Functions for the fuzzy rules
antecedent part. The rule consequents are “crisp”
values (real numbers). The maximum number of
rules that can be defined is limited by the
dimensions of the implemented standard
algorithm.
EPROM is then shared between fuzzy and
standard algorithms. The Membership Function
data is stored inside the first 1024 memory
locations. The Fuzzy rules are parts of the program
instructions.
The Control Unit (CU) reads the information and
the status deriving from the peripherals.
Arithmetic calculus can be performed on these
values by using the internal CU and the 128/256
bytes of RAM, which supports all computations.
The peripheral input can be fuzzy and/or arithmetic
output, or the values contained in Data RAM and
EPROM locations.
Figure 1.1 TQFP32 Pin Configuration
INT / PC0
T0OUT / PC1
T1OUT / PC2
T2OUT / PC3
TX / PC4
RX / PC5
PC6
PC7
32 31 30 29 28 27 26 25
1
24
2
23
3
22
4
21
5
20
6
19
7
18
8
17
9 10 11 12 13 14 15 16
PA1 / T0OUT
PA2 / T1OUT
PA3 / T2OUT
PA4 / STRT
PA5 / T0CLK
PA6
PA7 / PB7 / AIN7
PB6 / AIN6
8/88

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]