SST34HF1681 データシートの表示（PDF） - Silicon Storage Technology
部品番号
コンポーネント説明
一致するリスト
SST34HF1681 Datasheet PDF : 30 Pages
| |||
16 Mbit Concurrent SuperFlash + 8 Mbit SRAM ComboMemory
SST34HF1681
Advance Specifications
ADDRESSES AMSS-0
WE#
BES1#
TWCS
TWPS
TBWS
TWRS
BES2
TASTS
TBWS
TAWS
TBYWS
UBS#, LBS#
TDSS
TDHS
DQ15-8, DQ7-0
NOTE 2
VALID DATA IN
NOTE 2
Notes: 1. If OE# is High during the Write cycle, the outputs will remain at high impedance.
2. Because DIN signals may be in the output state at this time, input signals of reverse
polarity must not be applied.
561 ILL F06.0
FIGURE 5: SRAM WRITE CYCLE TIMING DIAGRAM (UBS#, LBS# CONTROLLED)1
©2001 Silicon Storage Technology, Inc.
17
S71214-00-000 12/01 561
Share Link: 