CS8405A データシートの表示（PDF） - Cirrus Logic
部品番号
コンポーネント説明
一致するリスト
CS8405A Datasheet PDF : 37 Pages
| |||
CS8405A
MMTLR - Channel Selection for AES Transmitter mono mode
Default = ‘0’
0 - Use left channel input data for consecutive subframe outputs
1- Use right channel input data for consecutive subframe outputs
8.3 Data Flow Control (03h)
7
6
5
4
3
2
1
0
0
TXOFF
AESBP
0
0
0
0
0
The Data Flow Control register configures the flow of audio data. The output data should be muted
prior to changing bits in this register to avoid transients.
TXOFF - AES3 Transmitter Output Driver Control
Default = ‘0
0 - AES3 transmitter output pin drivers normal operation
1 - AES3 transmitter output pin drivers drive to 0 V.
AESBP - AES3 bypass mode selection
Default = ‘0’
0 - Normal operation
1 - Connect the AES3 transmitter driver input directly to the RXP pin, which becomes a normal TTL
threshold digital input. The OMCK clock must be present for the bypass mode to work.
8.4 Clock Source Control (04h)
7
6
5
4
3
2
1
0
0
RUN
CLK1
CLK0
0
0
0
0
This register configures the clock sources of various blocks. In conjunction with the Data Flow Control
register, various Receiver/Transmitter/Transceiver modes may be selected.
RUN - Controls the internal clocks, allowing the CS8405A to be placed in a “powered down” low
current consumption, state.
Default = ‘0’
0 - Internal clocks are stopped. Internal state machines are reset. The fully static
control port registers are operational, allowing registers to be read or changed. Reading and
writing the U and C data buffers is not possible. Power consumption is low.
1 - Normal part operation. This bit must be set to 1 to allow the CS8405A
to begin operation. All input clocks should be stable in frequency and phase when
RUN is set to 1.
CLK1:0 - Output master clock (OMCK) input frequency to output sample rate (Fs) ratio selector.
If these bits are changed during normal operation, then always stop the CS8405A first (RUN = 0),
write the new value, then start the CS8405A (RUN = 1).
Default = ‘00’
00 - OMCK frequency is 256*Fs
01 - OMCK frequency is 384*Fs
10 - OMCK frequency is 512*Fs
11 - Reserved
DS469F2
19
Share Link: 