Philips Semiconductors
14.318–150 MHz I2C 1:10 Clock Buffer
Product specification
PCK2001M
SERIAL CONFIGURATION MAP
The serial bits will be read by the clock buffer in the following order:
Byte 0 – Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte 1 – Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte 2 – Bits 7, 6, 5, 4, 3, 2, 1, 0
All unused register bits (Reserved and N/A) should be desined as “Dont Care”. It is expected that the controller will force all of these bits to a “0”
level.
All register bits labeled “Initialize to 0” must be written to zero during intialization. Failure to do so may result in a higher than normal operating
current. The controller will read back the last written value.
Byte 0: Output active/inactive register
1 = enable; 0 = disable
BIT
PIN#
NAME
DESCRIPTION
7
—
BUF_OUT7
Initialize to 0
6
—
BUF_OUT6
Initialize to 0
5
—
BUF_OUT5
Initialize to 0
4
—
BUF_OUT4
Initialize to 0
3
7
BUF_OUT3
Active/Inactive
2
6
BUF_OUT2
Active/Inactive
1
3
BUF_OUT1
Active/Inactive
0
2
BUF_OUT0
Active/Inactive
NOTE:
1. Inactive means outputs are held LOW and are disabled from switching. These outputs are designed to be configured at power-on and are
not expected to be configured during the normal modes of operation.
Byte 1: Output active/inactive register
1 = enable; 0 = disable
BIT
PIN#
NAME
DESCRIPTION
7
27
BUF_OUT15
Active/Inactive
6
26
BUF_OUT14
Active/Inactive
5
23
BUF_OUT13
Active/Inactive
4
22
BUF_OUT12
Active/Inactive
3
—
BUF_OUT11
Initialize to 0
2
—
BUF_OUT10
Initialize to 0
1
—
BUF_OUT9
Initialize to 0
0
—
BUF_OUT8
Initialize to 0
NOTE:
1. Inactive means outputs are held LOW and are disabled from switching. These outputs are designed to be configured at power-on and are
not expected to be configured during the normal modes of operation.
Byte 2: Optional register for possible future requirments
BIT
PIN#
NAME
DESCRIPTION
7
18
BUF_OUT17
Active/Inactive
6
11
BUF_OUT16
Active/Inactive
5
—
(reserved)
(reserved)
4
—
(reserved)
(reserved)
3
—
(reserved)
(reserved)
2
—
(reserved)
(reserved)
1
—
(reserved)
(reserved)
0
—
(reserved)
(reserved)
NOTE:
1. Inactive means outputs are held LOW and are disabled from switching. These outputs are designed to be configured at power-on and are
not expected to be configured during the normal modes of operation.
1999 Jul 06
10