datasheetbank_Logo
データシート検索エンジンとフリーデータシート

PCF2105MU データシートの表示(PDF) - Philips Electronics

部品番号
コンポーネント説明
一致するリスト
PCF2105MU
Philips
Philips Electronics Philips
PCF2105MU Datasheet PDF : 48 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in
_white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in
white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ...
Table 3 Instructions (note 1)
INSTRUCTION
NOP
Clear display
Return home
Entry mode set
Display control
Cursor/display shift
Function set
Set CGRAM
address
Set DDRAM
address
Read busy flag and
address
Read data
Write data
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
DESCRIPTION
REQUIRED
CLOCK
CYCLES(2)
0
0
0
0
0
0
0
0
0
0 no operation
0
0
0
0
0
0
0
0
0
0
1 clears entire display and sets DDRAM
165
address 00 in Address Counter (AC)
0
0
0
0
0
0
0
0
1
0 sets DDRAM address 00 in the AC;
3
also returns shifted display to original
position; DDRAM contents remain
unchanged
0
0
0
0
0
0
0
1 I/D S sets cursor move direction and specifies
3
shift of display; these operations are
performed during data write and read
0
0
0
0
0
0
1
DC
B sets entire display on/off (D), cursor
3
on/off (C) and blink of cursor position
character (B)
0
0
0
0
0
1 S/C R/L 0
0 moves cursor and shifts display without
3
changing DDRAM contents
0
0
0
0
1 DL N M G
0 sets interface data length (DL), number
3
of display lines (N, M) and voltage
generator control (G); bit G is not used
0
0
0
1
ACG
sets CGRAM address
3
0
0
1
ADD
sets DDRAM address
3
0 1 BF
11
10
AC
read data
write data
reads BF indicating internal operation is
0
being performed and reads AC contents
reads data from CGRAM or DDRAM
3
writes data to CGRAM or DDRAM
3
Notes
1. In the I2C-bus mode the DL bit is don't care. 8-bit mode is assumed. In the I2C-bus mode a control byte is required when bit RS or R/W is changed;
control byte: Co, RS, R/W, 0, 0, 0, 0, 0; command byte: DB7 to DB0.
2. Example: fosc = 150 kHz, Tcy = f--o-1--s--c- = 6.67 µs ; 3 cycles = 20 µs; 165 cycles = 1.1 ms.

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]