BS616UV8021BC データシートの表示（PDF） - Brilliance Semiconductor
部品番号
コンポーネント説明
一致するリスト
BS616UV8021BC
Brilliance Semiconductor
BS616UV8021BC Datasheet PDF : 12 Pages
| |||
BSI
BS616UV8021
AC TEST CONDITIONS
Input Pulse Levels
Input Rise and Fall Times
Input and Output
Timing Reference Level
Vcc/0V
5ns
0.5Vcc
AC TEST LOADS AND WAVEFORMS
2V
OUTPUT
1333
2V
OUTPUT
1333
INCLUDING
JIG AND
SCOPE
100PF
2000 Ω
INCLUDING
JIG AND
SCOPE
5PF
2000 Ω
FIGURE 1A
FIGURE 1B
OUTPUT
THEVENIN EQUIVALENT
800 Ω
1.2V
Vcc
GND
ALL INPUT PULSES
10%
→
90% 90%
←
→
FIGURE 2
10%
← 5ns
KEY TO SWITCHING WAVEFORMS
WAVEFORM
INPUTS
MUST BE
STEADY
MAY CHANGE
FROM H TO L
MAY CHANGE
FROM L TO H
,
DON T CARE:
ANY CHANGE
PERMITTED
DOES NOT
APPLY
OUTPUTS
MUST BE
STEADY
WILL BE
CHANGE
FROM H TO L
WILL BE
CHANGE
FROM L TO H
CHANGE :
STATE
UNKNOWN
CENTER
LINE IS HIGH
IMPEDANCE
”OFF ”STATE
AC ELECTRICAL CHARACTERISTICS ( TA = 0oC to +70oC, Vcc=2.0V )
READ CYCLE
JEDEC
PARAMETER
NAME
t
AVAX
t
AVQV
t
E1LQV
t
E2LQV
t
BA
t
GLQV
t
ELQX
t
BE
t
GLQX
t
EHQZ
t
BDO
t
GHQZ
t
AXQX
PARAMETER
NAME
t
RC
t
AA
t
ACS1
t
ACS2
t
BA
t
OE
t
CLZ
t
BE
t
OLZ
t
CHZ
t
BDO
t
OHZ
t
OH
DESCRIPTION
BS616UV8021-70
MIN. TYP. MAX.
Read Cycle Time
70
Address Access Time
70
Chip Select Access Time
(CE1)
70
Chip Select Access Time
(CE2)
70
Data Byte Control Access Time
(LB,UB)
50
Output Enable to Output Valid
50
Chip Select to Output Low Z
(CE2,CE1) 10
Data Byte Control to Output Low Z (LB,UB) 10
Output Enable to Output in Low Z
10
Chip Deselect to Output in High Z (CE2,CE1) 0
35
Data Byte Control to Output High Z (LB,UB) 0
30
Output Disable to Output in High Z
0
30
Output Disable to Output Address Change
10
BS616UV8021-10
MIN. TYP. MAX.
100
100
100
100
60
60
15
15
15
0
40
0
35
0
35
15
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
R0201-BS616UV8021
6
Revision 2.2
April 2001
Share Link: