datasheetbank_Logo
データシート検索エンジンとフリーデータシート

MCP2140A データシートの表示(PDF) - Microchip Technology

部品番号
コンポーネント説明
一致するリスト
MCP2140A Datasheet PDF : 60 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
MCP2140A
2.5.2 DECODER (DEMODULATION)
The modulated signal (data) from the IR transceiver
module (on RXIR pin) is demodulated to form the
received data (on RX pin). Once demodulation of the
data byte occurs, the data that is received is transmit-
ted by the MCP2140A UART (on the RX pin).
Figure 2-7 shows the decoding of the modulated
signal.
Note:
The signal on the RX pin does not actually
line up in time with the bit value that was
received on the RXIR pin, as shown in
Figure 2-7. The RXIR bit value is shown to
represent the value to be transmitted on
the RX pin.
Each bit time is comprised of 16-bit clocks. If the value
to be received is a logic-low, the RXIR pin will be a low
level for the first 3-bit clock cycles, or a minimum of
1.6 µs. The remaining 13-bit clock cycles (or difference
up to the 16-bit clock time) will be high. If the value to
be received is a logic-high, the RXIR pin will be a high
level for the entire 16-bit clock cycles. The level on the
RX pin will be in the appropriate state for the entire 16
clock cycles.
2.6 IR Port Baud Rate
The baud rate for the MCP2140A IR port (the TXIR and
RXIR pins) is fixed at the default rate of 9600 baud. The
Primary device will be informed of this parameter
during NDM. The Host UART baud rate and the IR port
baud rate are the same.
FIGURE 2-7:
DECODING
BITCLK
(CLK)
RXIR Bit Value
RXPD
RXPDREF
RX
Start Bit
16 CLK
Data bit 0 Data bit 1
13 CLK
1.6 µs (up to 3 CLK)
16 CLK
16 CLK
16 CLK
Data bit 2
16 CLK
Data bit ...
16 CLK
16 CLK
0
1
0
0
1
0
© 2007 Microchip Technology Inc.
DS22050A-page 13

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]