MAX3676 データシートの表示（PDF） - Maxim Integrated
部品番号
コンポーネント説明
一致するリスト
MAX3676 Datasheet PDF : 15 Pages
| |||
622Mbps, 3.3V Clock-Recovery and
Data-Retiming IC with Limiting Amplifier
Pin Description
PIN
1
2
3
4, 8, 16,
24, 25
5
6
7
9, 12, 15,
18, 21, 31
10
11
13
14
17
19
20
22
23
26
27
28
29
30
32
NAME
OLC+
OLC-
RSSI
GND
INV
VTH
LOP
VCC
SCLKO-
SCLKO+
SDO-
SDO+
LOL
PHADJ-
PHADJ+
FIL-
FIL+
DDI+
DDI-
INSEL
ADI-
ADI+
CFILT
FUNCTION
Positive Offset-Correction Loop Capacitor Input
Negative Offset-Correction Loop Capacitor Input
Received-Signal-Strength Indicator Output
Supply Ground
Op Amp Inverting Input. Attach to ground if op amp is not used.
Voltage Threshold Input. Threshold voltage for loss-of-power monitor. Attach to VCC if LOP function
is not used.
Loss-of-Power Output, TTL. Limiting amplifier loss-of-power monitor. Asserts high when input signal
is below threshold set by VTH.
Positive Supply Voltage
Negative Serial-Clock Output, PECL, 622.08MHz. SDO- is clocked out on the falling edge of SCLKO-.
Positive Serial-Clock Output, PECL, 622.08MHz. SDO+ is clocked out on the rising edge of SCLKO+.
Negative Serial-Data Output, PECL, 622.08Mbps
Positive Serial-Data Output, PECL, 622.08Mbps
Loss-of-Lock Output, TTL. PLL loss-of-lock monitor, active low (see the Design Procedure section).
Negative Phase-Adjust Input. Used to optimally align internal PLL phase. Attach to VCC if not used.
Positive Phase-Adjust Input. Used to optimally align internal PLL phase. Attach to VCC if not used.
Negative Filter Input. PLL loop filter connection. Connect a 2.2μF capacitor between FIL- and FIL+.
Positive Filter Input. PLL loop filter connection. Internally connected to VCC.
Positive Digital Data Input, PECL, 622.08Mbps serial-data stream
Negative Digital Data Input, PECL, 622.08Mbps serial-data stream
Input Select. Connect to GND to select digital data inputs or VCC for analog data inputs.
Negative Analog Data Input, 622.08Mbps serial-data stream
Positive Analog Data Input, 622.08Mbps serial-data stream
RSSI Filter Capacitor Input. Connect a 47nF capacitor between CFILT and VCC.
6 _______________________________________________________________________________________
Share Link: 