datasheetbank_Logo
データシート検索エンジンとフリーデータシート

ICS9250YF-26-T データシートの表示(PDF) - Integrated Circuit Systems

部品番号
コンポーネント説明
一致するリスト
ICS9250YF-26-T Datasheet PDF : 15 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ICS9250-26
General Description
The ICS9250-26 is a single chip clock solution for 810/810E type chipset. It provides all necessary clock signals for
such a system.
Spread spectrum may be enabled through I2C programming. Spread spectrum typically reduces EMI by 8dB to 10 dB. This
simplifies EMI qualification without resorting to board design iterations or costly shielding. The ICS9250-26 employs a
proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations.
Pin Configuration
PIN NUMBER PIN NAME
FS2
1
REF0
3
X1
4
X2
47, 41, 35, 24, 23,
17, 14, 6, 5
GND (5:0)
8, 7
3V66 [1:0]
44, 38, 33, 27, 22,
21, 10, 10, 9, 2
VDD (5:0)
20,19,18,16,
15,13,12,11
PCICLK (7:0)
26, 25
48MHz (1:0)
29, 28
FS (1:0)
30
SDATA
31
SCLK
32
PD#
36, 37, 39, 40, 42,
43, 45, 46
SDRAM (7:0)
34
SDRAM_F
56,48
GNDL (1:0)
52, 50, 49 CPUCLK (2:0)
51, 53
54, 55
VDDL (1:0)
IOAPIC (1:0)
TYPE
OUT
OUT
OUT
OUT
DESCRIPTION
Function Select pin. Determines CPU frequency, all output
functionality (with 50)
3.3V, 14.318MHz reference clock output.
Crystal input, has internal load cap (33pF) and feedback
resistor from X2
Crystal output, nominally 14.318MHz. Has internal load
cap (33pF)
PWR Ground pins for 3.3V supply
OUT 3.3V Fixed 66MHz clock outputs for HUB
PWR 3.3V power supply
OUT 3.3V PCI clock outputs, with Synchronous CPUCLKS
OUT
OUT
IN
3.3V Fixed 48MHz clock outputs for USB
Function Select pins. Determines CPU frequency, all output
functionality. Please refer to Functionality table on page 3.
Data input for I2C serial input.
IN
IN
OUT
OUT
Clock input of I2C input
Asynchronous active low input pin used to power down the device
into a low power state. The internal clocks are disabled and the
VCO and the crystal are stopped. The latency of the power down
will not be greater than 3ms.
3.3V output running 100MHz. All SDRAM outputs can be turned
off through I2C
3.3V free running 100MHz SDRAM not affected by I2C
PWR
OUT
PWR
Ground for 2.5V power supply for CPU & APIC
2.5V Host bus clock output. 66MHz or 100MHz 133MHz
depending on FS pins
2.5V power suypply for CPU & IOAPIC
OUT 2.5V clock outputs running at 33.3MHz.
2

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]