GL850G USB 2.0 Low-Power HUB Controller
CHAPTER 4 BLOCK DIAGRAM
D+
D-
12MHz
USPORT
Transceiver
FRTIMER
PLL
x40, x10
RAM ROM
CPU
GPIO
UTMI
USPORT
Logic
Control/Status
SIE
Register
REPEATER
TT (Transaction Translator)
REPEATER / TT Routing Logic
DSPORT1 Logic
DSPORT2 Logic
DSPORT3 Logic
DSPORT4 Logic
DSPORT
Transceiver
DSPORT
Transceiver
DSPORT
Transceiver
DSPORT
Transceiver
D+ D- LED/
OVCUR/
PWRENB
D+ D- LED/
OVCUR/
PWRENB
D+ D- LED/
OVCUR/
PWRENB
D+ D- LED/
OVCUR/
PWRENB
Figure 4.1 – GL850G Block Diagram (single TT)
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 13