datasheetbank_Logo
データシート検索エンジンとフリーデータシート

EM639165TS-75 データシートの表示(PDF) - Etron Technology

部品番号
コンポーネント説明
一致するリスト
EM639165TS-75
Etron
Etron Technology Etron
EM639165TS-75 Datasheet PDF : 48 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
EM639165
PIN FUNCTION
CLK
Input
CKE
Input
/CS
/RAS, /CAS, /WE
Input
Input
A0-11
Input
BA0,1
Input
Master Clock:
All other inputs are referenced to the rising edge of CLK
Clock Enable:
CKE controls internal clock.When CKE is low, internal clock for
the following cycle is ceased. CKE is also used to select
auto / self-refresh.
After self-refresh mode is started, CKE becomes asynchronous input.
Self-refresh is maintained as long as CKE is low.
Chip Select:
When /CS is high, any command means No Operation.
Combination of /RAS, /CAS, /WE defines basic commands.
A0-11 specify the Row / Column Address in conjunction with BA0,1.
The Row Address is specified by A0-11.
The Column Address is specified byA0-8.
A10 is also used to indicate precharge option. When A10 is high at a
read / write command, an auto precharge is performed. When A10 is
high at a precharge command, all banks are precharged.
Bank Address:
BA0,1 specifies one of four banks to which a command is applied.
BA0,1 must be set with ACT, PRE , READ , WRITE commands.
DQ0-15
Input / Output Data In and Data out are referenced to the rising edge of CLK.
DQMU/L
Input
Din Mask / Output Disable:
When DQM(U/L) is high in burst write, Din for the current cycle is
masked. When DQM(U/L) is high in burst read,
Dout is disabled at the next but one cycle.
VDD,VSS Power Supply Power Supply for the memory array and peripheral circuitry.
VDDQ,VSSQ Power Supply VDDQ and VSSQ are supplied to the Output Buffers only.
Preliminary
3
Rev 1.0 Feb. 2001

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]