EL7562 データシートの表示（PDF） - Intersil
部品番号
コンポーネント説明
一致するリスト
EL7562 Datasheet PDF : 9 Pages
| |||
Closed-Loop AC Electrical Specifications
PARAMETER
DESCRIPTION
FOSC
tSYNC
MSS
tBRM
tLEB
DMAX
Oscillator Initial Accuracy
Minimum Oscillator Sync Width
Soft-start Slope
FET Break Before Make Delay
High Side FET Minimum On Time
Maximum Duty Cycle
VS = VIN = 5V, TA = TJ = 25°C, COSC = 270pF, unless otherwise specified.
CONDITIONS
MIN TYP MAX UNIT
493
580
667
kHz
25
ns
0.5
V/ms
15
ns
150
ns
95
%
Pin Descriptions
PIN
NUMBER
1
2
3
4
5
6
7
8
9
10
PIN NAME
PIN FUNCTION
SGND Control circuit negative supply
COSC
VDD
Oscillator timing capacitor; FOSC can be approximated by: FOSC (kHz) = 0.1843/COSC, COSC in µF
Control circuit positive supply
PGND Ground return of the regulator; connected to the source of the low-side synchronous NMOS power FET
PGND Ground return of the regulator; connected to the source of the low-side synchronous NMOS power FET
VIN
Power supply input of the regulator; connected to the drain of the high-side NMOS power FET
VIN
Power supply input of the regulator; connected to the drain of the high-side NMOS power FET
EN
Chip enable, active high; a 2µA internal pull-up current enables the device if the pin is left open
PGND Ground return of the regulator
VHI
Positive supply of the high-side driver
11
LX
Inductor drive pin; high current digital output whose average voltage equals the regulator output voltage
12
LX
Inductor drive pin; high current digital output whose average voltage equals the regulator output voltage
13
VDRV Positive supply of the low-side driver and input voltage for the high-side boot strap
14
FB
Voltage feedback input; connected to an external resistor divider between VOUT and GND; a 125nA pull-up current
forces VOUT to VS in the event that FB is floating
15
VREF Bandgap reference bypass capacitor; typically 0.1µF to GND
16
PGND Ground return of the regulator
3
Share Link: 