EBE21AD4AJFA データシートの表示（PDF） - Elpida Memory, Inc

部品番号

コンポーネント説明

一致するリスト

EBE21AD4AJFA

2GB Registered DDR2 SDRAM DIMM

Elpida Memory, Inc 

Differential Clock Net Wiring (CK0, /CK0)

0ns (nominal)

PLL

OUT1

CK0

/CK0

120Ω

IN

120Ω

C

OUT'N'

Feedback in

Feedback out

EBE21AD4AJFA

SDRAM

SDRAM

SDRAM

SDRAM

120Ω

Register 1

C

Register 2

120Ω

Notes: 1. The clock delay from the input of the PLL clock to the input of any SDRAM or register willl

be set to 0ns (nominal).

2. Input, output and feedback clock lines are terminated from line to line as shown, and not

from line to ground.

3. Only one PLL output is shown per output type. Any additional PLL outputs will be wired

in a similar manner.

4. Termination resistors for the PLL feedback path clocks are located as close to the

input pin of the PLL as possible.

Data Sheet E1041E30 (Ver. 3.0)

9

Share Link: