DM9106 データシートの表示（PDF） - Davicom Semiconductor, Inc.
部品番号
コンポーネント説明
メーカー
DM9106 Datasheet PDF : 92 Pages
| |||
DM9106
3-port switch with PCI Interface
6.1.1 Identification ID (xxxxxx00H - PCIID)
Bit
Default
0:15
1282H
Type
RO
Description
This field identifies the manufacturer of the device. Unique and fixed number for
Davicom is 1282H.
6.1.2 Command & Status (xxxxxx04H - PCICS)
Bit
Default
31
0
30
0
29
0
28
0
27
0
26:25
01
24
0
23
0
22
0
21
0
20
1
19:10
0
Type
R/C
R/C
R/C
R/C
R/C
R/C
R/C
RO
RO
RO
RO
RO
Description
Detected Parity Error
The DM9106 samples the AD[0:31], C/BE[0:3]#, and the PAR signal to
check parity and to set parity errors. In slave mode, the parity check falls
on command phase and data valid phase (IRDY# and TRDY# both
active). In master mode, the DM9106 will check each data phase, during
a memory read cycle, for parity error. During a memory write cycle, if an
error occurs, the PERR# signal will be driven by the target. This bit is set
by the DM9106 and cleared by writing "1". There is no effect by writing "0"
Signal For System Error
This bit is set when the SERR# signal is driven by the DM9106. This
system error occurs when an address parity is detected under the
condition that bit 8 and bit 6 in command register below are set
Master Abort Detected
This bit is set when the DM9106 terminates a master cycle with the
master-abort bus transaction
Target Abort Detected
This bit is set when the DM9106 terminates a master cycle due to a
target-abort signal from other targets
Send Target Abort (0 for No Implementation)
The DM9106 will never assert the target-abort sequence
DEVSEL Timing (01 Select Medium Timing)
Medium timing of DEVSEL# means the DM9106 will assert DEVSEL#
signal two clocks after FRAME# is sample “asserted”
Data Parity Error Detected
This bit will take effect only when operating as a master and when a Parity
Error Response Bit in command configuration register is set. It is set under
two conditions:
(i) PERR# asserted by the DM9106 in memory data read error
(ii) PERR# sent from the target due to memory data write error
Slave Mode Fast Back-To-Back Capable (0 for No Support)
This bit is always reads "1" to indicate that the DM9106 is capable of
accepting fast back-to-back transaction as a slave mode device
User-Definable Feature Supported (0 for No Support)
66 MHz (0 for No Capability)
New Capability
This bit indicates whether this function implements a list of extended
capabilities.
Reserved
Preliminary datasheet
19
DM9106-DS-P01
July 9, 2009
Share Link: 