P93U422-35DC データシートの表示（PDF） - Performance Semiconductor
部品番号
コンポーネント説明
一致するリスト
P93U422-35DC Datasheet PDF : 6 Pages
| |||
P93U422
FUNCTIONAL DESCRIPTION
An active LOW write enable (WE) controls the writing/
reading operation of the memory. When chip select one
(CS ) and write enable (WE) are LOW and chip select
1
two (CS ) is HIGH, the information on data inputs (D
2
0
through D ) is written into the addressed memory word
3
and preconditions the output circuitry so that true data is
present at the outputs when the write cycle is complete.
This preconditioning operation insures minimum write
recovery times by eliminating the “write recovery glitch.”
Reading is performed with chip selct one (CS ) LOW, chip
1
select two (CS ) HIGH, write enable (WE) HIGH and
2
output enable (OE) LOW. The information stored in the
addressed word is read out on the noninverting outputs
(O0 through O3). The outputs of the memory go to an
inactive high impedance state whenever chip select one
(CS ) is HIGH, or during the write operation when write
1
enable (WE) is LOW.
TRUTH TABLE
Mode
Standby
CS CS WE OE
2
1
LXXX
Standby
XHXX
DOUT Disabled H L X H
Read
HLHL
Write
HL LX
Output
High Z
High Z
High Z
DOUT
High Z
Notes: H = HIGH
L = Low
X = Don't Care
HIGH Z = Implies outputs are disabled or off. This
condition is defined as high impedance state
for the P93U422.
SWITCHING CHARACTERISTICS (5,6)
Over Operating Range (Commercial and Military)
Parameters
t (7)
PLH(A)
t (7)
PLH(A)
tPZH (CS1, CS2)(8)
tPZL (CS1, CS2)(8)
t (WE)(8)
PZH
tPZL (WE)(8)
t (OE)(8)
PZH
t (OE)(8)
PZL
tS(A)
th(A)
t (DI)
S
t (DI)
h
tS (CS1, CS2)
th (CS1, CS2)
tpw(WE)
tPHZ (CS1, CS2)(8)
tPLZ (CS1, CS2)(8)
tPHZ (WE)(8)
tPLZ (WE)(8)
tPHZ (OE)(8)
tPLZ (OE)(8)
Description
Delay from Address to Output (Address Access Time) (See Fig. 2)
P93U422 Unit
Min. Max.
35 ns
Delay from Chip Select to Active Output and Correct Data (See Fig. 2)
25 ns
Delay from Write Enable to Active Output and Correct Data (Write Recovery)
(See Fig. 1)
Delay from Output Enable to Active Output and Correct Data (See Fig. 2)
25 ns
25 ns
Setup Time Address (Prior to Initiation of Write) (See Fig. 1)
Hold Time Address (After Termination of Write) (See Fig. 1)
Setup Time Data Input (Prior to Initiation of Write) (See Fig. 1)
Hold Time Data Input (After Termination of Write) (See Fig. 1)
Setup Time Chip Select (Prior to Initiation of Write) (See Fig. 1)
Hold Time Chip Select (After Termination of Write) (See Fig. 1)
Minimum Write Enable Pulse Width (to Insure Write) (See Fig. 1)
5
ns
5
ns
5
ns
5
ns
5
ns
5
ns
20
ns
Delay from Chip Select to Inactive Output (HIGH Z) (See Fig. 2)
30 ns
Delay from Write Enable to Inactive Output (HIGH Z) (See Fig. 1)
Delay from Output Enable to Inactive Output (HIGH Z) (See Fig. 2)
30 ns
30 ns
9
Share Link: 