CY7C1487V33 データシートの表示（PDF） - Cypress Semiconductor
部品番号
コンポーネント説明
一致するリスト
CY7C1487V33 Datasheet PDF : 30 Pages
| |||
CY7C1481V33
CY7C1483V33
CY7C1487V33
Pin Definitions
Pin Name
A0, A1, A
BWA,BWB,BWC,BWD,
BWE,BWF,BWG,BWH
GW
CLK
CE1
CE2
CE3
OE
ADV
ADSP
ADSC
BWE
ZZ
DQs
DQPX
MODE
IO
Input-
Synchronous
Input-
Synchronous
Input-
Synchronous
Input-
Clock
Input-
Synchronous
Input-
Synchronous
Input-
Synchronous
Input-
Asynchronous
Input-
Synchronous
Input-
Synchronous
Input-
Synchronous
Input-
Synchronous
Input-
Asynchronous
IO-
Synchronous
IO-
Synchronous
Input-Static
Description
Address Inputs Used to Select One of the Address Locations. Sampled at the
rising edge of the CLK if ADSP or ADSC is active LOW, and CE1, CE2, and CE3 are
sampled active. A[1:0] feed the two-bit counter.
Byte Write Select Inputs, Active LOW. Qualified with BWE to conduct byte writes
to the SRAM. Sampled on the rising edge of CLK.
Global Write Enable Input, Active LOW. When asserted LOW on the rising edge
of CLK, a global write is conducted (ALL bytes are written, regardless of the values
on BWX and BWE).
Clock Input. Captures all synchronous inputs to the device. Also used to increment
the burst counter when ADV is asserted LOW during a burst operation.
Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in
conjunction with CE2 and CE3 to select or deselect the device. ADSP is ignored if
CE1 is HIGH. CE1 is sampled only when a new external address is loaded.
Chip Enable 2 Input, Active HIGH. Sampled on the rising edge of CLK. Used in
conjunction with CE1 and CE3 to select or deselect the device. CE2 is sampled only
when a new external address is loaded.
Chip Enable 3 Input, Active LOW. Sampled on the rising edge of CLK. Used in
conjunction with CE1 and CE2 to select or deselect the device. CE3 is sampled only
when a new external address is loaded.
Output Enable, Asynchronous Input, Active LOW. Controls the direction of the IO
pins. When LOW, the IO pins behave as outputs. When deasserted HIGH, IO pins
are tri-stated, and act as input data pins. OE is masked during the first clock of a read
cycle when emerging from a deselected state.
Advance Input Signal, Sampled on the Rising Edge of CLK. When asserted, it
automatically increments the address in a burst cycle.
Address Strobe from Processor, Sampled on the Rising Edge of CLK, Active
LOW. When asserted LOW, addresses presented to the device are captured in the
address registers. A[1:0] are also loaded into the burst counter. When ADSP and
ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE1 is
deasserted HIGH
Address Strobe from Controller, Sampled on the Rising Edge of CLK, Active
LOW. When asserted LOW, addresses presented to the device are captured in the
aAdDdSreCsasrreegbiosttherass. sAe[1rt:e0]da, roenalylsAoDloSaPdeisdreinctoogtnhiezebdu.rst counter. When ADSP and
Byte Write Enable Input, active LOW. Sampled on the rising edge of CLK. This
signal must be asserted LOW to conduct a byte write.
ZZ “Sleep” Input, Active HIGH. When asserted HIGH, places the device in a
non-time-critical “sleep” condition with data integrity preserved. For normal operation,
this pin must be LOW or left floating. ZZ pin has an internal pull down.
Bidirectional Data IO Lines. As inputs, they feed into an on-chip data register that
is triggered by the rising edge of CLK. As outputs, they deliver the data contained in
the memory location specified by the addresses presented during the previous clock
rise of the read cycle. The direction of the pins is controlled by OE. When OE is
asserted LOW, the pins behave as outputs. When HIGH, DQs and DQPX are placed
in a tri-state condition.The outputs are automatically tri-stated during the data portion
of a write sequence, during the first clock when emerging from a deselected state,
and when the device is deselected, regardless of the state of OE.
Bidirectional Data Parity I/O Lines. Functionally, these signals are identical to DQs.
During write sequences, DQPx is controlled by BWX correspondingly.
Selects Burst Order. When tied to GND, selects linear burst sequence. When tied
to VDD or left floating, selects interleaved burst sequence. This is a strap pin and must
remain static during device operation. Mode Pin has an internal pull up.
Document #: 38-05284 Rev. *H
Page 7 of 30
[+] Feedback
Share Link: 