Switching Waveforms
Duty Cycle Timing (Single Ended Output)
t1A
t1B
Duty Cycle Timing (CPU Differential Output)
t1B
t1A
All Outputs Rise/Fall Time
OUTPUT
t2
t3
CPU-CPU Clock Skew
Host_b
Host
Host_b
Host
t4
3V66-3V66 Clock Skew
3V66
3V66
t5
CY2220
VOH
0V
Document #: 38-07206 Rev. *A
Page 6 of 11