datasheetbank_Logo
データシート検索エンジンとフリーデータシート

CMX641A データシートの表示(PDF) - CML Microsystems Plc

部品番号
コンポーネント説明
一致するリスト
CMX641A
CML
CML Microsystems Plc CML
CMX641A Datasheet PDF : 26 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Dual SPM/Security Detector/Generator
1.3 Signal List
Package Package
D2
P4
Signal
CMX641A
Description
Pin No.
1
Pin No.
1
Name
XTAL
2
2
XTALN
3
3
CLOCK OUT
4
4
CLOCK IN
5
5
OP ENABLEN
6
6
CH2 OP
7
7
CH1 OP
8
8
VBIAS
Type
I/P
O/P
O/P
I/P
I/P
O/P
O/P
O/P
The input of the on-chip oscillator for use with a
3.579545MHz Xtal in conjunction with the
XTALN output; circuit components are on-chip.
When using an Xtal input, the CLOCK OUT pin
should be connected directly to the CLOCK IN
pin. If an external clock input is employed at
the CLOCK IN pin, the XTAL pin must be
connected directly to VDD (see Figure 2). See
Figure 4 for details of clock frequency
distribution.
The inverted output of the on-chip oscillator.
The buffered output of the on-chip oscillator
inverter. If a XTAL input is employed, this
output should be connected directly to the
CLOCK IN pin. This output can support up to 3
additional CMX641A microcircuits. See Figure
4 for details of clock distribution.
The 3.579545MHz input to the internal clock
dividers. If an externally generated clock pulse
input is employed, XTAL input pin should be
connected to VDD.
For multi-chip output multiplexing; controls the
state of both Ch1 and Ch2 outputs. When this
input is placed high (logic ‘1’) both outputs are
set to a high impedance. When placed at logic
‘0’ (low) both outputs are enabled.
The digital output of the channel 2 SPM detector
when enabled. The format of the signal at this
pin, in common with CH1 OP is selectable to
either ‘Tone Follower’ or ‘Packet mode’ via the
OP SELECT pin. Logic ‘0’ (low) when tone is
detected.
The digital output of the channel 1 SPM detector
when enabled. The format of the signal at this
pin, in common with CH2 OP is selectable to
either ‘Tone Follower’ or ‘Packet mode’ via the
OP SELECT pin. Logic ‘0’ (low) when tone is
detected.
A bias line for the internal circuitry, held at
½VDD. This pin must be decoupled to VSS by a
capacitor mounted close to the device pins.
© 2002 Consumer Microcircuits Limited
4
D/641A/5

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]